论文信息 - Mismatch-based timing errors in current steering DACs

Mismatch-based timing errors in current steering DACs

Current Steering Digital-to-Analog Converters (CS-DAC) are important ingredients in many high-speed data converters. Various types of timing errors such as mismatch based timing errors limit broad-band performance. A framework of timing errors is presented here and it is used to analyze these errors. The extracted relationship between performance, block requirements and architecture (e.g segmentation) gives insight on design tradeoffs in Nyquist DACs and multi-bit current-based /spl Sigma//spl Delta/ Modulators.

Arthur H. M. van Roermund | Domine Leenaerts | Konstantinos Doris

[1] A. Izenman. Introduction to Random Processes, With Applications to Signals and Systems , 1987 .

[2] Arthur H. M. van Roermund,et al. A general analysis on the timing jitter in D/A converters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[3] Kostas Doris,et al. High-speed Digital to Analog Converter issues with applications to Sigma Delta Modulators , 2002 .

[4] Bang-Sup Song,et al. A 14 b 100 Msample/s CMOS DAC designed for spectral performance , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[5] William A. Gardner,et al. Introduction to random processes with applications to signals and systems: Reviewer: D. W. Clarke Department of Engineering Science, University of Oxford, Parks Road, Oxford OX1 3PK, England , 1988, Autom..

[6] Rudy J. Van De Plassche. High-speed D/A converters , 2003 .

[7] J. Jacob Wikner,et al. Modeling of CMOS digital-to-analog converters for telecommunication , 1999 .

[8] A.H.M. van Roermund,et al. Time Non Linearities in D/A Converters , 2001 .