Structured and tuned array generation (STAG) for high-performance random logic

Regularly structured design techniques can combat complexity on a variety of fronts. We present the Structured and Tuned Array Generation (STAG) design methodology, which provides a complete design solution from logic to layout for regularly structured circuits. The STAG circuit tuning constraints are a key component of the methodology. The tuning contraints first guide a SPICE-level tuner to a violation free region in the design space. Secondly, the tuning methodology provides flexibility for targeting a variety of design contraints and objectives. Design examples illustrate STAG's ability for fast turnaround time as well as for high performance and timing critical random logic.

[1]  Wojciech Maly.  IC design in high-cost nanometer-technologies era , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[2]  Gregory A. Northrop,et al.  A semi-custom design flow in high-performance microprocessor design , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[3]  Robert K. Brayton,et al.  PLA-based regular structures and their synthesis , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Sunil P. Khatri,et al.  A design flow to optimize circuit delay by using standard cells and PLAs , 2006, GLSVLSI '06.

[5]  Daniel Brand,et al.  BooleDozer: Logic synthesis for ASICs , 1996, IBM J. Res. Dev..

[6]  Lawrence T. Clark,et al.  Circuit architecture for low-power race-free programmable logic arrays , 2006, GLSVLSI '06.

[7]  J. Petrovick,et al.  The circuit and physical design of the POWER4 microprocessor , 2002, IBM J. Res. Dev..

[8]  W. Belluomini,et al.  A double precision floating point multiply , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[9]  Fook-Luen Heng,et al.  Backend CAD flows for "restrictive design rules" , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[10]  Herman Schmit,et al.  Regular logic fabrics for a via patterned gate array (VPGA) , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[11]  Katya Scheinberg,et al.  Recent progress in unconstrained nonlinear optimization without derivatives , 1997, Math. Program..

[12]  O. Takahashi,et al.  A 1.0 GHz single-issue 64 b powerPC integer processor , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[13]  Robert K. Brayton,et al.  Cross-talk noise immune VLSI design using regular layout fabrics , 2001 .

[14]  Kevin J. Nowka,et al.  "Timing closure by design," a high frequency microprocessor design methodology , 2000, Proceedings 37th Design Automation Conference.

[15]  Tyler Thorp,et al.  Analysis of blocking dynamic circuits , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.