A Self-Adapting Multi-Kernel Controllers Generating and Placing Method for Short System Cycle

For large layout SOC design, one centralized controller easily brings on so long control wires that system cycle doesn't satisfy timing constraint. This paper proposes a self-adapting multi-kernel controllers generating and placing method. According to different timing constraint, it partitions the control points into different number groups, then generates a local controller for each group and places them on the optimal positions. Thereby control wire length of critical path is reduced, making system cycle satisfy timing constraint. Compared with technique using one centralized controller, system cycle reduces 9.2%

[1]  Hai Zhou,et al.  Incremental exploration of the combined physical and behavioral design space , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[2]  Christos A. Papachristou,et al.  A method of distributed controller design for RTL circuits , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[3]  Li Shang,et al.  TAPHS: thermal-aware unified physical-level and high-level synthesis , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[4]  Martin D. F. Wong,et al.  Floorplanning with alignment and performance constraints , 2002, DAC '02.

[5]  José C. Monteiro,et al.  Finite state machine decomposition for low power , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[6]  Andrew Seawright,et al.  Partitioning and optimizing controllers synthesized from hierarchical high-level descriptions , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[7]  Qiang Zhou,et al.  A New Methodology of Integrating High Level Synthesis and Floorplan for SoC Design , 2005, ICESS.