An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes
暂无分享,去创建一个
R. Mooney | B.K. Casper | M. Haycock | B. Casper | R. Mooney | M. Haycock | Bryan K. Casper | Matthew Haycock | Randy Mooney
[1] Chuan Yi Tang,et al. A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..
[2] Carl W. Helstrom,et al. Calculating Error Probabilities for Intersymbol and Cochannel Interference , 1986, IEEE Trans. Commun..
[3] R. Mooney,et al. A 900 Mb/s bidirectional signaling scheme , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[4] H. Wilson,et al. A six-port 30-GB/s nonblocking router component using point-to-point simultaneous bidirectional signaling for high-bandwidth interconnects , 2001, IEEE J. Solid State Circuits.
[5] S. Vangal,et al. A 28.5 GB/s CMOS non-blocking router for terabit/s connectivity between multiple processors and peripheral I/O nodes , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[6] Matthew B. Haycock,et al. 4.3 3.2GHz 6.4Gb/s per Wire Signaling in 0.18µm CMOS , 2001 .
[7] R. Mooney,et al. A 900 Mb/s bidirectional signaling scheme , 1995 .
[8] Matthew B. Haycock,et al. A 2.5Gb/s Bidirectional Signaling Technology , 1997 .
[9] 応用物理学会. 1993 Symposium on VLSI Circuits : digest of technical papers, May 19-21, 1993, Kyoto , 1993 .