Hardware Reduction for Lut–Based Mealy FSMs

Abstract A method is proposed targeting a decrease in the number of LUTs in circuits of FPGA-based Mealy FSMs. The method improves hardware consumption for Mealy FSMs with the encoding of collections of output variables. The approach is based on constructing a partition for the set of internal states. Each state has two codes. It diminishes the number of arguments in input memory functions. An example of synthesis is given, along with results of investigations. The method targets rather complex FSMs, having more than 15 states.

[1]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[2]  Tiziano Villa,et al.  Synthesis of Finite State Machines: Functional Optimization , 2010 .

[3]  Ian Elliott,et al.  FSM-based Digital Design using Verilog HDL , 2008 .

[4]  L. A. Titarenko,et al.  Structural decomposition as a tool for the optimization of an FPGA-based implementation of a mealy FSM , 2012 .

[5]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[6]  Alexander Barkalov,et al.  Design of EMB-Based Moore FSMs , 2017, J. Circuits Syst. Comput..

[7]  Dariusz Kania,et al.  Area–Oriented Technology Mapping for LUT–Based Logic Blocks , 2017, Int. J. Appl. Math. Comput. Sci..

[8]  Alexander Barkalov.  DESIGN OF MEALY FINITE-STATE MACHINES WITH THE TRANSFORMATION OF OBJECT CODES , 2005 .

[9]  Alexander Barkalov,et al.  Logic Synthesis for FPGA-Based Finite State Machines , 2015 .

[10]  Samary Baranov.  Synthesis of Control Automaton , 1994 .

[11]  Ignacio Garcia-Vargas,et al.  Finite State Machines With Input Multiplexing: A Performance Study , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Lukasz Sajewski.  Minimum Energy Control of Descriptor Fractional Discrete–Time Linear Systems with Two Different Fractional Orders , 2017, Int. J. Appl. Math. Comput. Sci..

[13]  Anurag Tiwari,et al.  Saving power by mapping finite-state machines into embedded memory blocks in FPGAs , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[14]  Christoph Scholl.  Functional decomposition with applications to FPGA synthesis , 2001 .

[15]  Mariusz Rawski,et al.  An application of functional decomposition in ROM-based FSM implementation in FPGA devices , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..

[16]  Valery Skylarov.  Synthesis and Implementation of RAM-Based Finite State Machines in FPGAs , 2000 .

[17]  M. Rawski,et al.  Application of symbolic functional decomposition concept in FSM implementation targeting FPGA devices , 2005, Sixth International Conference on Computational Intelligence and Multimedia Applications (ICCIMA'05).

[18]  Ian Grout,et al.  Digital Systems Design with FPGAs and CPLDs , 2008 .

[19]  Jason Cong,et al.  Synthesis for FPGAs with embedded memory blocks , 2000, FPGA '00.

[20]  Alexander Barkalov,et al.  Design of EMB-Based Moore FSMs , 2017 .

[21]  Tsutomu Sasao.  Memory-Based Logic Synthesis , 2011 .

[22]  Mariusz Rawski,et al.  5 Logic Synthesis Method of Digital Circuits Designed for Implementation with Embedded Memory Blocks of FPGAs , 2011 .

[23]  Clive ldMax rd Maxfield,et al.  The design warrior's guide to FPGAs , 2004 .

[24]  Daniel D. Gajski,et al.  Embedded System Design: Modeling, Synthesis and Verification , 2013 .

[25]  A. Civit-Balcells,et al.  ROM-Based Finite State Machine Implementation in Low Cost FPGAs , 2007, 2007 IEEE International Symposium on Industrial Electronics.

[26]  Gustavo Sutter,et al.  Low-Power FSMs in FPGA: Encoding Alternatives , 2002, PATMOS.

[27]  Dariusz Kania,et al.  Finite State Machine Logic Synthesis for Complex Programmable Logic Devices , 2013 .

[28]  Alexander Barkalov,et al.  Synthesis and Optimization of FPGA-Based Systems , 2014 .

[29]  Alexander Barkalov,et al.  Logic Synthesis for FSM-Based Control Units , 2009, Lecture Notes in Electrical Engineering.