Basic concept of linear synthesis of multi-valued digital structures in linear spaces
暂无分享,去创建一个
[1] Majid Ahmadi,et al. A Fault-Tolerant Area-Efficient Current-Mode ADC for Multiple-Valued Neural Networks , 2012, 2012 IEEE 42nd International Symposium on Multiple-Valued Logic.
[2] Atsushi Matsumoto,et al. Systematic Coding Schemes for Low-Power Multiple-Valued Current-Mode Asynchronous Communication Links , 2012, 2012 IEEE 42nd International Symposium on Multiple-Valued Logic.
[3] Vladimir Hahanov,et al. Metrics of vector logic algebra for cyber space , 2011, 2011 11th International Conference The Experience of Designing and Application of CAD Systems in Microelectronics (CADSM).
[4] Vladimir Hahanov,et al. Algebra-logical repair method for FPGA logic blocks , 2010, 2010 East-West Design & Test Symposium (EWDTS).
[5] Wajeb Gharibi,et al. Vector logic analysis of associative matrices , 2010, 2010 East-West Design & Test Symposium (EWDTS).
[6] Theodore W. Manikas,et al. Using Multiple-Valued Logic Decision Diagrams to Model System Threat Probabilities , 2011, 2011 41st IEEE International Symposium on Multiple-Valued Logic.
[7] Shinobu Nagayama,et al. Analysis of Multi-state Systems with Multi-state Components Using EVMDDs , 2012, 2012 IEEE 42nd International Symposium on Multiple-Valued Logic.
[8] 羽生 貴弘. Multiple-valued multiple-rail encoding scheme for low-power asynchronous communication , 2004 .
[9] Malgorzata Chrzanowska-Jeske,et al. Multi-Level Logic Synthesis Based on Kronecker Decision Diagrams and Boolean Ternary Decision Diagrams for Incompletely Specified Functions , 1995 .
[10] Radomir S. Stankovic,et al. Representation of Incompletely Specified Binary and Multiple-Valued Logic Functions by Compact Decision Diagrams , 2012, 2012 IEEE 42nd International Symposium on Multiple-Valued Logic.