论文信息 - A 4-kB 500-MHz 4-T CMOS SRAM using low-VTHN bitline drivers and high-VTHP latches

A 4-kB 500-MHz 4-T CMOS SRAM using low-VTHN bitline drivers and high-VTHP latches

The design and physical implementation of a prototypical 500-MHz CMOS 4-T SRAM is presented in this work. The latch of the proposed SRAM cell is realized by a pair of cross coupled high-V/sub THP/ pMOS transistors, while the bitline drivers are realized by a pair of low-V/sub THN/ nMOS transistors. The wordline voltage compensation circuit and bitline boosting circuit, then, are neither needed to enhance the data retention of memory cells. Built-in self-refreshing paths make the data retention possible without the appearance of any external refreshing mechanism. The advantages of dual threshold voltage transistors can be used to reduce the access time, and maintain data retention at the same time. Besides, a new design of cascaded noise-immune address transition detector is also included to filter out the unwanted chip select glitches when the SRAM is asynchronously operated.

Chua-Chin Wang | Yih-Long Tseng | Ron Hu | Hon-Yuan Leo

[1] R. Jacob Baker,et al. CMOS Circuit Design, Layout, and Simulation, Second Edition , 2004 .

[2] J. Meindl,et al. The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.

[3] Youji Idei,et al. Dual-period self-refresh scheme for low-power DRAM's with on-chip PROM mode register , 1998 .

[4] Chenming Hu,et al. Performance and V/sub dd/ scaling in deep submicrometer CMOS , 1998 .

[5] T. Iwasaki,et al. A 16 Mb 400 MHz loadless CMOS four-transistor SRAM macro , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[6] Hong-Yi Huang,et al. Low-power 2P2N SRAM with column hidden refresh , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[7] Muhammad M. Khellah,et al. Power minimization of high-performance submicron CMOS circuits using a dual-Vdd dual-Vth (DVDV) approach , 1999, ISLPED '99.

[8] Betty Prince,et al. SEMICONDUCTOR MEMORIES , 2006 .

[9] Hoi-Jun Yoo. Dual-V/sub T/ self-timed CMOS logic for low subthreshold current multigigabit synchronous DRAM , 1998 .

[10] Y. Yasu,et al. A 4-Mb pseudo SRAM operating at 2.6+or-1 V with 3- mu A data retention current , 1991 .