SEMICONDUCTOR INTEGRATED CIRCUITS: A low-power CMOS frequency synthesizer for GPS receivers

A low-power frequency synthesizer for GPS/Galileo L1/E1 band receivers implemented in a 0.18 m CMOS process is introduced. By adding clock-controlled transistors at latch outputs to reduce the time constant at sensing time, the working frequency of the high-speed source-coupled logic prescaler supplying quadrature local oscil- lator signals has been increased, compared with traditional prescalers. Measurement results show that this synthesizer achieves an in-band phase noise of -87 dBc/Hz at 15 kHz offset, with spurs less than -65 dBc. The whole synthesizer consumes 6 mA in the case of a 1.8 V supply, and its core area is 0.6 mm 2 .

[1]  K. Gard,et al.  Direct conversion dual-band SiGe BiCMOS transmitter and receive PLL IC for CDMA/WCDMA/AMPS/GPS applications , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[2]  Chih-Wei Chen,et al.  A multi-band RF front-end receiver for Bluetooth, WCDMA, and GPS applications , 2003, 2003 46th Midwest Symposium on Circuits and Systems.

[3]  Sang-Gyu Park,et al.  14-mW 5-GHz frequency synthesizer with CMOS logic divider and phase-switching dual-modulus prescaler , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[4]  Mario Paparo,et al.  A 56-mW 23-mm2 single--chip 180-nm CMOS GPS receiver with 27.2-mW 4.1-mm2 radio , 2006 .

[5]  Ma Chengyan,et al.  A novel 2.95?3.65 GHz CMOS LC-VCO using tuning curve compensation , 2009 .

[6]  Woonyun Kim,et al.  A dual-b and RF front-end of direct conversion receiver for wireless CDMA cellular phones with GPS capability , 2006 .

[7]  V. Cheung,et al.  A 1-V 2.5-mW 5.2-GHz frequency divider in a 0.35-μm CMOS process , 2003, IEEE J. Solid State Circuits.

[8]  Young-Shig Choi,et al.  Gain-Boosting Charge Pump for Current Matching in Phase-Locked Loop , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  M. Conta,et al.  A 20 mW 3.24 ${\hbox {mm}}^{2}$ Fully Integrated GPS Radio for Location Based Services , 2007, IEEE Journal of Solid-State Circuits.

[10]  S. Das,et al.  A 56-mW 23-mm/sup 2/ single-chip 180-nm CMOS GPS receiver with 27.2-mW 4.1-mm/sup 2/ radio , 2006, IEEE Journal of Solid-State Circuits.

[11]  Jun-Gi Jo,et al.  An $L1$ -Band Dual-Mode RF Receiver for GPS and Galileo in 0.18- $\mu {\hbox{m}}$ CMOS , 2009 .