Source-side engineering to increase holding voltage of LDMOS in a 0.5-m 16-V BCD technology to avoid latch-up failure

To avoid latch-up failure in high voltage integrated circuits, a source-side engineering technique for on-chip ESD protection nLDMOS is proposed in this work. Experimental results have been verified in a 0.5-µm 16-V bipolar CMOS DMOS technology. Measurement results from transmission-line-pulsing system show that the proposed source-side engineering method can effectively increase the holding voltage of the nLDMOS from 10.5V to 16.2V. Transient-induced latch-up tests show that the proposed source-side engineering technique significantly improves the latch-up immunity of nLDMOS in on-chip ESD protection circuit.

[1]  Ming-Dou Ker,et al.  The impact of low-holding-voltage issue in high-voltage CMOS technology and the design of latchup-free power-rail ESD clamp circuit for LCD driver ICs , 2005 .

[2]  Steven H. Voldman,et al.  Latchup in CMOS technology , 1998, 1998 IEEE International Reliability Physics Symposium Proceedings. 36th Annual (Cat. No.98CH36173).

[3]  Benno Krabbenborg,et al.  Advanced BCD technology for automotive, audio and power applications , 2007 .

[4]  Ming-Dou Ker,et al.  Investigation on the Validity of Holding Voltage in High-Voltage Devices Measured by Transmission-Line-Pulsing (TLP) , 2008, IEEE Electron Device Letters.

[5]  Wolfgang Fichtner,et al.  Analysis of lateral DMOS power devices under ESD stress conditions , 2000 .

[6]  Zhiwei Liu,et al.  Novel Silicon-Controlled Rectifier (SCR) for High-Voltage Electrostatic Discharge (ESD) Applications , 2008, IEEE Electron Device Letters.

[7]  Fabio Alessio Marino,et al.  Holding voltage investigation of advanced SCR-based protection structures for CMOS technology , 2007, Microelectron. Reliab..

[8]  Ming-Dou Ker,et al.  Component-Level Measurement for Transient-Induced Latch-up in CMOS ICs Under System-Level ESD Considerations , 2006, IEEE Transactions on Device and Materials Reliability.

[9]  Ming-Dou Ker,et al.  Physical mechanism and device simulation on transient-induced latchup in CMOS ICs under system-level ESD test , 2005 .

[10]  B. Baird,et al.  Snapback Breakdown Dynamics and ESD Susceptibility of LDMOS , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.