Particle Swarm Optimization based technique for Network-on-Chip testing
暂无分享,去创建一个
[1] Vincent Beroulle,et al. A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).
[2] Johnny Öberg,et al. Toward a Scalable Test Methodology for 2D-mesh Network-on-Chips , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.
[3] Alexandre M. Amory,et al. A High-Fault-Coverage Approach for the Test of Data, Control and Handshake Interconnects in Mesh Networks-on-Chip , 2008, IEEE Transactions on Computers.
[4] Haidar Harmanani,et al. A method for efficient NoC test scheduling using deterministic routing , 2010, 23rd IEEE International SOC Conference.
[5] Sukanta Das,et al. A Scalable Test Structure for Multicore Chip , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Erik Jan Marinissen,et al. A set of benchmarks for modular testing of SOCs , 2002, Proceedings. International Test Conference.
[7] Ming Li,et al. An efficient wrapper scan chain configuration method for network-on-chip testing , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).
[8] Érika F. Cota,et al. Improving the Test of NoC-Based SoCs with Help of Compression Schemes , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.
[9] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[10] Érika F. Cota,et al. Constraint-Driven Test Scheduling for NoC-Based Systems , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] James Kennedy,et al. Particle swarm optimization , 1995, Proceedings of ICNN'95 - International Conference on Neural Networks.
[12] Erik Jan Marinissen,et al. Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..
[13] Krishnendu Chakrabarty,et al. Test pin count reduction for NoC-based Test delivery in multicore SOCs , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[14] Hafizur Rahaman,et al. Non-preemptive test scheduling for Network-on-Chip(NoC) based systems by reusing NoC as TAM , 2010, 2010 IEEE Asia Pacific Conference on Circuits and Systems.
[15] Luigi Carro,et al. Power-aware noc reuse on the testing of core-based systems , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[16] Haidar M. Harmanani,et al. An optimal formulation for test scheduling network-on-chip using multiple clock rates , 2011, 2011 24th Canadian Conference on Electrical and Computer Engineering(CCECE).
[17] C. Robach,et al. A routing testing of a VLSI massively parallel machine based on IEEE 1149.1 , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).
[18] Chunguang Zhou,et al. Particle swarm optimization for traveling salesman problem , 2003, Proceedings of the 2003 International Conference on Machine Learning and Cybernetics (IEEE Cat. No.03EX693).
[19] Irith Pomeranz,et al. SOC test scheduling using simulated annealing , 2003, Proceedings. 21st VLSI Test Symposium, 2003..
[20] Alexandre M. Amory,et al. Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism , 2007, IET Comput. Digit. Tech..