A scalable decimation filter ASIC for high resolution digital magnetometer with sigma-delta modulator feedback loop

High-resolution digital magnetometers often use sigma-delta modulator feedback loops for large dynamic range, good linearity and low power consumption. A decimation filter is usually needed to obtain the high-resolution output data and reduce the output data rate at the same time. A scalable decimation filter application specific integrated circuit (ASIC) for high-resolution digital magnetometer with sigma-delta modulator feedback loop has been designed, implemented and fabricated. Keeping the decimation ratio of 128 to 1 fixed, the ASIC chip was carefully designed to be scaled with input data rate accordingly, thus maintaining the same resolution of 24 bits for the digital magnetometer. The ASIC chip consists of a cascaded integrator-comb (CIC) filter decimated by 16, a droop compensation programmable FIR1 filter decimated by 4, a brick-wall programmable FIR2 filter decimated by 2 and a 5th order sigma-delta bit stream generator for built-in-self-testing (BIST). The chip was designed and fabricated based on the GlobalFoundries 0.18m CMOS process. Its total die size is about 33mm2, having 256,000 equivalent logic gates. In a typical working scenario with an input data rate of 128kHz, the measured power consumption of the core powered with 1.8V is about 0.9mW.

[1]  Henrik Gordon Petersen,et al.  Digital Detection and feedback Fluxgate Magnetometer , 1996 .

[2]  Werner Magnes,et al.  The THEMIS Fluxgate Magnetometer , 2008 .

[3]  Alan N. Willson,et al.  A 250 Msample/sec programmable cascaded integrator-comb decimation filter , 1996, VLSI Signal Processing, IX.

[4]  E. Hogenauer,et al.  An economical class of digital filters for decimation and interpolation , 1981 .

[5]  Alan N. Willson,et al.  Application of filter sharpening to cascaded integrator-comb decimation filters , 1997, IEEE Trans. Signal Process..

[6]  P.M. Drljaca,et al.  Low noise CMOS micro-fluxgate magnetometer , 2003, TRANSDUCERS '03. 12th International Conference on Solid-State Sensors, Actuators and Microsystems. Digest of Technical Papers (Cat. No.03TH8664).

[7]  Hannu Tenhunen,et al.  A partial-polyphase VLSI architecture for very high speed CIC decimation filters , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[8]  L. Rabiner,et al.  An approach to the approximation problem for nonrecursive digital filters , 1970 .

[9]  K. S. Arun,et al.  High-speed digital filtering: Structures and finite wordlength effects , 1992, J. VLSI Signal Process..

[10]  Fritz Primdahl,et al.  DESIGN NOTE: Digital fluxgate magnetometer for the Astrid-2 satellite , 1999 .

[11]  P. Falkner,et al.  Highly integrated front-end electronics for spaceborne fluxgate sensors , 2008 .

[12]  Ashwani K. Rana,et al.  DA-Based Efficient Testable FIR Filter Implementation on FPGA Using Reversible Logic , 2014, Circuits Syst. Signal Process..

[13]  P. Duhamel,et al.  Implementation and performance of composite fast FIR filtering algorithms , 1995, VLSI Signal Processing, VIII.

[14]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[15]  Robert E. Ergun,et al.  The THEMIS Digital Fields Board , 2008 .

[16]  Bruce A. Wooley,et al.  A low-power, area-efficient digital filter for decimation and interpolation , 1994, IEEE J. Solid State Circuits.

[17]  Pierre Duhamel,et al.  Efficient implementation of composite length fast FIR filtering on the "ADSP-2100" , 1994, Proceedings of ICASSP '94. IEEE International Conference on Acoustics, Speech and Signal Processing.

[18]  J. Cooley,et al.  New algorithms for digital convolution , 1977 .

[19]  Christopher T. Russell,et al.  A sigma–delta fluxgate magnetometer for space applications , 2003 .

[20]  Kei-Yong Khoo,et al.  Efficient high-speed CIC decimation filter , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).

[21]  Pierre Duhamel,et al.  Efficient Implementation Methodology of Fast FIR Filtering Algorithms on DSP , 1997, J. VLSI Signal Process..