Experimental Evaluation of SAFEPOWER Architecture for Safe and Power-Efficient Mixed-Criticality Systems
暂无分享,去创建一个
Roman Obermaisser | Johnny Öberg | Razi Seyyedi | Sören Schreiner | Maher Fakih | Kim Grüttner | Tage Mohammadat | Alina Lenz | Nera González Romero | Timmy Sundström | Tomaso Poggi | Duncan Graham | Patricia Balbastre | Peio Onaindia | Adele Maleki | Salvador Peiro Frasquet | Mikel Azkarate-Askasua | Elena Quesada Gonzalez | Yosab Bebawy
[1] Robert I. Davis,et al. Mixed Criticality Systems - A Review , 2015 .
[2] Poki Chen,et al. A Fully Digital Time-Domain Smart Temperature Sensor Realized With 140 FPGA Logic Elements , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] Marcus Völp,et al. Has energy surpassed timeliness? Scheduling energy-constrained mixed-criticality systems , 2014, 2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS).
[4] Patricia Balbastre Betoret,et al. A Hypervisor Architecture for Low-Power Real-Time Embedded Systems , 2018, 2018 21st Euromicro Conference on Digital System Design (DSD).
[5] Kees G. W. Goossens,et al. Composable power management with energy and power budgets per application , 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.
[6] Jon Perez,et al. SAFEPOWER Project: Architecture for Safe and Power-Efficient Mixed-Criticality Systems , 2016, 2016 Euromicro Conference on Digital System Design (DSD).
[7] Wolfgang Nebel,et al. Functional Test Environment for Time-Triggered Control Systems in Complex MPSoCs Using GALI , 2018, 2018 21st Euromicro Conference on Digital System Design (DSD).
[8] Alfons Crespo,et al. Multicore partitioned systems based on hypervisor , 2014 .
[9] Mikel Azkarate-askasua,et al. A railway safety and security concept for low-power mixed-criticality systems , 2017, 2017 IEEE 15th International Conference on Industrial Informatics (INDIN).
[10] Kim Grüttner. Empowering Mixed-Criticality System Engineers in the Dark Silicon Era: Towards Power and Temperature Analysis of Heterogeneous MPSoCs at System Level , 2017 .
[11] Charles-Alexis Lefebvre,et al. Implementation of a fast relative digital temperature sensor to achieve thermal protection in Zynq SoC technology , 2017, Microelectron. Reliab..
[12] Wolfgang Nebel,et al. Towards power management verification of time-triggered systems using virtual platforms , 2018, SAMOS.
[13] Christoph Ficek,et al. Applying the AUTOSAR timing protection to build safe and efficient ISO 26262 mixed-criticality systems , 2012 .
[14] Mihai V. Micea,et al. Energy efficiency in real-time systems: A brief overview , 2013, 2013 IEEE 8th International Symposium on Applied Computational Intelligence and Informatics (SACI).
[15] Laurent Lefèvre,et al. A survey on techniques for improving the energy efficiency of large-scale distributed systems , 2014, ACM Comput. Surv..
[16] Roman Obermaisser,et al. Time-Triggered and Rate-Constrained On-chip Communication in Mixed-Criticality Systems , 2016, 2016 IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSOC).
[17] Alessandro Paccagnella,et al. Temperature dependence of neutron-induced soft errors in SRAMs , 2012, Microelectron. Reliab..
[18] Roman Obermaisser,et al. Architectures for mixed-criticality systems based on networked multi-core chips , 2014, Proceedings of the 2014 IEEE Emerging Technology and Factory Automation (ETFA).