BSG-Route: A Length-Constrained Routing Scheme for General Planar Topology
暂无分享,去创建一个
[1] Martin D. F. Wong,et al. BSG-Route: A length-matching router for general topology , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.
[2] Carl Ebeling,et al. PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.
[3] Martin D. F. Wong,et al. Algorithmic study of single-layer bus routing for high-speed boards , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4] Yoji Kajitani,et al. Equidistance routing in high-speed VLSI layout design , 2004, GLSVLSI '04.
[5] Martin D. F. Wong,et al. A Length-Matching Routing Algorithm for High-Performance Printed Circuit Boards , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Yoji Kajitani,et al. The oct-touched tile: a new architecture for shape-based routing , 2005, GLSVLSI '05.
[7] Martin D. F. Wong,et al. Untangling twisted nets for bus routing , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.
[8] Yoji Kajitani,et al. Module packing based on the BSG-structure and IC layout applications , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..