This paper presents a novel ultra low power Gaussian frequency shift keying (GFSK) demodulator with efficient input DC offset cancellation and frequency offset cancellation for wireless body area network (WBAN) application. The proposed demodulator uses a new multi-threshold phase domain analog to digital converter (PDADC) to improve the phase accuracy of the zero crossing detection, hence can achieve smaller modulation index and robust demodulation performance. Measured results show that the minimum detectable modulation index for the demodulator is 0.2. The demodulator symbol rate is up to 1.17 Mbps and the carrier frequency is from 1 MHz to 4 MHz. The measured signal to noise ratio (SNR) for 0.1% bit error rate (BER) with 250 kbps symbol rate and 0.28 modulation index is 16.7 dB. The demodulator is implemented in a 0.18 mum digital CMOS process with only 0.11 mm2 chip area. The demodulator only drains 350 muA current from a 1.8 V power supply.
[1]
Hooman Darabi,et al.
An analog GFSK modulator in 0.35-μm CMOS
,
2004
.
[2]
Zhihua Wang,et al.
A Mixed-Loop CMOS Analog GFSK Modulator With Tunable Modulation Index
,
2007,
IEEE Transactions on Circuits and Systems II: Express Briefs.
[3]
Hong-Sing Kao,et al.
A Delay-Line-Based GFSK Demodulator for Low-IF Receivers
,
2007,
2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[4]
Edgar Sanchez-Sinencio,et al.
A GFSK demodulator for low-IF Bluetooth receiver
,
2003
.
[5]
H. Darabi,et al.
An analog GFSK modulator in 0.35-/spl mu/m CMOS
,
2004,
IEEE Journal of Solid-State Circuits.
[6]
Tai-Cheng Lee,et al.
A mixed-signal GFSK demodulator for Bluetooth
,
2006,
IEEE Trans. Circuits Syst. II Express Briefs.