Architecture Exploration of High-Performance PCs with a Solid-State Disk

As the cost per bit of NAND flash memory devices rapidly decreases, NAND-flash-based Solid-State Disks (SSDs) are replacing Hard Disk Drives (HDDs) used in a wide spectrum of consumer computing devices. Although typical SSDs can deliver higher performances than HDDs can, the full capabilities of SSDs are currently not exploited in most systems. This is because an SSD is interfaced with its host system using the architectures and interface protocols designed for HDDs, due to compatibility issues. Given the pace at which the stand-alone performance of SSDs improves, the performance loss of SSDs due to the legacy interface and system architecture will soon become intolerable. To address this issue, we propose several architectural choices to fully exploit the performance of SSDs used in consumer PC architectures. More specifically, we explore its interface scheme, and data transfer concurrency with the change of the conventional PC architecture if necessary. We evaluated the performance of the architectural choices by prototyping them with SystemC. The experimental results guide us how to trade off the performance enhancement and the change of the PC architecture. The performance improvement was maximized by 2.67 times when the PC architecture is changed to support a dual-port SSD connected to the North Bridge via the Double-Data Rate (DDR) interface in real trace environments.

[1]  Sang Lyul Min,et al.  Chameleon: A High Performance Flash/FRAM Hybrid Solid State Disk Architecture , 2008, IEEE Computer Architecture Letters.

[2]  H. Pon,et al.  A NAND Flash PC Platform Read Write Cache , 2007, 2007 22nd IEEE Non-Volatile Semiconductor Memory Workshop.

[3]  Steven Swanson,et al.  Gordon: using flash memory to build fast, power-efficient clusters for data-intensive applications , 2009, ASPLOS.

[4]  Sooyoung Kim,et al.  A 512 Mb Two-Channel Mobile DRAM (OneDRAM) With Shared Memory Array , 2008, IEEE Journal of Solid-State Circuits.

[5]  Jae-Myung Kim,et al.  A case for flash memory ssd in enterprise database applications , 2008, SIGMOD Conference.

[6]  Youngjoon Choi,et al.  A High Performance Controller for NAND Flash-based Solid State Disk (NSSD) , 2006, 2006 21st IEEE Non-Volatile Semiconductor Memory Workshop.

[7]  Sang Lyul Min,et al.  Current trends in flash memory technology , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[8]  Chanik Park,et al.  Energy-aware demand paging on NAND flash-based embedded storages , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[9]  Li-Pin Chang,et al.  Hybrid solid-state disks: Combining heterogeneous NAND flash in large SSDs , 2008, 2008 Asia and South Pacific Design Automation Conference.

[10]  Trevor N. Mudge,et al.  Improving NAND Flash Based Disk Caches , 2008, 2008 International Symposium on Computer Architecture.

[11]  Joonwon Lee,et al.  A multi-channel architecture for high-performance NAND flash-based storage system , 2007, J. Syst. Archit..

[12]  W. W. Peterson,et al.  Cyclic Codes for Error Detection , 1961, Proceedings of the IRE.

[13]  Soonhoi Ha,et al.  Architecture Exploration of NAND Flash-based Multimedia Card , 2008, 2008 Design, Automation and Test in Europe.

[14]  Jin-Ki Kim,et al.  HyperLink NAND Flash Architecture for Mass Storage Applications , 2007, 2007 22nd IEEE Non-Volatile Semiconductor Memory Workshop.

[15]  Tei-Wei Kuo,et al.  An adaptive striping architecture for flash memory storage systems of embedded systems , 2002, Proceedings. Eighth IEEE Real-Time and Embedded Technology and Applications Symposium.

[16]  Shin-Dug Kim,et al.  A new NAND-type flash memory package with smart buffer system for spatial and temporal localities , 2005, J. Syst. Archit..

[17]  Sung Woo Chung,et al.  Solid-State Disk with Double Data Rate DRAM Interface for High-Performance PCs , 2009, IEICE Trans. Inf. Syst..

[18]  Soonhoi Ha,et al.  Performance evaluation and optimization of dual-port SDRAM architecture for mobile embedded systems , 2007, CASES '07.

[19]  Sang Lyul Min,et al.  Current trends in flash memory technology: invited paper , 2006, ASP-DAC.

[20]  Hyung Gyu Lee,et al.  A PRAM and NAND flash hybrid architecture for high-performance embedded storage subsystems , 2008, EMSOFT '08.

[21]  Randy H. Katz,et al.  Disk system architectures for high performance computing , 1989, Proc. IEEE.