Machine Learning Optimization Techniques for 3D IC Physical Design

The importance and growth of the digital IC have become more popular because of parameters such as small feature size, high speed, low cost, less power consumption, and temperature. There have been various techniques and methodologies developed so far using different optimization algorithms and data structures based on the dimensions of the IC to improve these parameters. All these existing algorithms illustrate explicit advantages in optimizing the chip area, maximum temperature of the chip, and wire length. Though there are some advantages in these traditional algorithms, there are few demerits such as execution time, integration, and computational complexity due to the necessity of handling large number of data. Machine learning techniques produce vibrant results in such fields where it is required to handle big data in order to optimize the scaling parameters of IC design. The objective of this chapter is to give an elaborate idea of applying machine learning techniques using Bayesian theorem to create automation tool for VLSI 3D IC design steps. Machine Learning Optimization Techniques for 3D IC Physical Design

[1]  Jasper Snoek,et al.  Practical Bayesian Optimization of Machine Learning Algorithms , 2012, NIPS.

[2]  Jun Zhou,et al.  BIST Methodology, Architecture and Circuits for Pre-Bond TSV Testing in 3D Stacking IC Systems , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Sung Kyu Lim,et al.  Pre-Bond and Post-Bond Test and Signal Recovery Structure to Characterize and Repair TSV Defect Induced Signal Degradation in 3-D System , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[4]  Yang Guo,et al.  An effective analytical 3D placer in monolithic 3D IC designs , 2015, 2015 IEEE 11th International Conference on ASIC (ASICON).

[5]  Yu-Min Lee,et al.  NaPer: A TSV Noise-Aware Placer , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Masud H. Chowdhury,et al.  Failure Analysis of the Through Silicon Via in Three-dimensional Integrated Circuit (3D-IC) , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[7]  Dimitrios Soudris,et al.  ANT3D: Simultaneous Partitioning and Placement for 3-D FPGAs based on Ant Colony Optimization , 2016, IEEE Embedded Systems Letters.

[8]  Jianli Chen,et al.  A Hybrid Evolution Algorithm for VLSI Floorplanning , 2010, 2010 International Conference on Computational Intelligence and Software Engineering.

[9]  Madhavan Swaminathan,et al.  Black-box optimization of 3D integrated systems using machine learning , 2017, 2017 IEEE 26th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS).

[10]  Vinod Pangracious,et al.  A Bio-Inspired Hybrid Thermal Management Approach for 3-D Network-on-Chip Systems , 2017, IEEE Transactions on NanoBioscience.

[11]  Ankur Srivastava,et al.  TSV Replacement and Shield Insertion for TSV–TSV Coupling Reduction in 3-D Global Placement , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Madhavan Swaminathan,et al.  Application of Machine Learning for Optimization of 3-D Integrated Circuits and Systems , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Bin Li,et al.  Combining the ant system algorithm and simulated annealing for 3D/2D fixed-outline floorplanning , 2016, Appl. Soft Comput..

[14]  Yao-Wen Chang,et al.  B*-Trees: a new representation for non-slicing floorplans , 2000, DAC.

[15]  Ankur Srivastava,et al.  Electromigration-aware placement for 3D-ICs , 2016, 2016 17th International Symposium on Quality Electronic Design (ISQED).

[16]  Eby G. Friedman,et al.  Three-dimensional Integrated Circuit Design , 2008 .

[17]  Dimitrios Soudris,et al.  An Evolutionary Algorithm for Netlist Partitioning Targeting 3-D FPGAs , 2015, IEEE Embedded Systems Letters.

[18]  Jai-Ming Lin,et al.  Routability-Driven TSV-Aware Floorplanning Methodology for Fixed-Outline 3-D ICs , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Yao-Wen Chang,et al.  Modern floorplanning based on B/sup */-tree and fast simulated annealing , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Madhavan Swaminathan,et al.  Preliminary application of machine-learning techniques for thermal-electrical parameter optimization in 3-D IC , 2016, 2016 IEEE International Symposium on Electromagnetic Compatibility (EMC).

[21]  Ligang Hou,et al.  Thermal analysis and thermal optimization of through silicon via in 3D IC , 2014, 2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT).

[22]  Sachin Pandey,et al.  Music instrument recognition using deep convolutional neural networks , 2019, International Journal of Information Technology.

[23]  Sadiq M. Sait,et al.  Design partitioning and layer assignment for 3D integrated circuits using tabu search and simulated annealing , 2016 .

[24]  Jason Cong,et al.  An Analytical Placement Framework for 3-D ICs and Its Extension on Thermal Awareness , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  P. Shanthi Bala,et al.  Analysis of Gravitation-Based Optimization Algorithms for Clustering and Classification , 2020, Handbook of Research on Big Data Clustering and Machine Learning.

[26]  Subhashis Majumder,et al.  A placement optimization technique for 3D IC , 2017, 2017 7th International Symposium on Embedded Computing and System Design (ISED).

[27]  Yan Liu,et al.  An adaptive hybrid memetic algorithm for thermal-aware non-slicing VLSI floorplanning , 2017, Integr..

[28]  Sung Kyu Lim,et al.  Probe-Pad Placement for Prebond Test of 3-D ICs , 2016, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[29]  D. Gracia Nirmala Rani,et al.  Performance Driven VLSI Floorplanning with B*Tree Representation Using Differential Evolutionary Algorithm , 2011 .