A Hybrid Optoelectronic Networks-on-Chip Architecture

Optical/Photonic networks-on-chip (NoC) have been considered as a promising and viable paradigm to interconnect a large number of processing cores at chip level. Hybrid optoelectronic NoCs provide a more practical solution by using the electronic network for local communication while the optical network for global communication. This paper explores how to efficiently combine optical and electronic networks to build a hybrid NoC. A butterfly fat tree-based hybrid optoelectronic NoC architecture is proposed using the generic wavelength-routed optical router. Simulation results demonstrate that, compared with electronic mesh- and CMesh-based NoCs, the proposed hybrid NoC achieves the best power efficiency with comparable throughput and significantly reduces the latency under localized traffic.

[1]  José F. Martínez,et al.  A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing , 2010, ASPLOS XV.

[2]  Wei Zhang,et al.  A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[3]  Michal Lipson,et al.  Optical 4x4 hitless Silicon router for optical Networks-on-Chip (NoC): erratum , 2008 .

[4]  Jung Ho Ahn,et al.  Corona: System Implications of Emerging Nanophotonic Technology , 2008, 2008 International Symposium on Computer Architecture.

[5]  Sudeep Pasricha,et al.  Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors , 2009, CODES+ISSS '09.

[6]  Fang Xu,et al.  Cascaded Microresonator-Based Matrix Switch for Silicon On-ChipOpticalInterconnection Experiments have demonstrated proof of the concept that cascaded arrays of optical microresonators can switch interconnections as desired between multiple signal inputs and outputs without significant distortion. , 2009 .

[7]  Lei Zhang,et al.  Wavelength-routed optical networks-on-chip built with comb switches , 2013, 2013 IEEE Photonics Conference.

[8]  Yu Zhang,et al.  Firefly: illuminating future network-on-chip with nanophotonics , 2009, ISCA '09.

[9]  Leonid Oliker,et al.  Analysis of photonic networks for a chip multiprocessor using scientific applications , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[10]  Yuan Xie,et al.  3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC) , 2009, 2009 IEEE International Conference on 3D System Integration.

[11]  Yingtao Jiang,et al.  A Generic Optical Router Design for Photonic Network-on-Chips , 2012, Journal of Lightwave Technology.

[12]  Chita R. Das,et al.  Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs , 2009, 2009 IEEE 15th International Symposium on High Performance Computer Architecture.

[13]  Christopher Batten,et al.  Silicon-photonic clos networks for global on-chip communication , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[14]  Avinash Karanth Kodi,et al.  Exploring the Design of 64- and 256-Core Power Efficient Nanophotonic Interconnect , 2010, IEEE Journal of Selected Topics in Quantum Electronics.

[15]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.

[16]  Partha Pratim Pande,et al.  Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation , 2009, IEEE Transactions on Computers.

[17]  Lei Zhang,et al.  Architectures and routing schemes for optical network-on-chips , 2009, Comput. Electr. Eng..

[18]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[19]  Xiang Zhang,et al.  A multilayer nanophotonic interconnection network for on-chip many-core communications , 2010, Design Automation Conference.

[20]  Andrew B. Kahng,et al.  ORION 2.0: A Power-Area Simulator for Interconnection Networks , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.