Level Shifter Design for Low Power Applications

With scaling of Vt sub-threshold leakage power is increasing and expected to become significant part of total power consumption In present work three new configurations of level shifters for low power application in 0.35{\mu}m technology have been presented. The proposed circuits utilize the merits of stacking technique with smaller leakage current and reduction in leakage power. Conventional level shifter has been improved by addition of three NMOS transistors, which shows total power consumption of 402.2264pW as compared to 0.49833nW with existing circuit. Single supply level shifter has been modified with addition of two NMOS transistors that gives total power consumption of 108.641pW as compared to 31.06nW. Another circuit, contention mitigated level shifter (CMLS) with three additional transistors shows total power consumption of 396.75pW as compared to 0.4937354nW. Three proposed circuit's shows better performance in terms of power consumption with a little conciliation in delay. Output level of 3.3V has been obtained with input pulse of 1.6V for all proposed circuits.

[1]  Duncan G. Elliott,et al.  Low-power static and dynamic high-voltage CMOS level-shifter circuits , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[2]  Kyoung-Hoi Koo,et al.  A new level-up shifter for high speed and wide range interface in ultra deep sub-micron , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[3]  A. Chavan,et al.  Ultra Low Voltage Level Shifters to Interface Sub and Super Threshold Reconfigurable Logic Cells , 2008, 2008 IEEE Aerospace Conference.

[4]  Mark C. Johnson,et al.  Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks , 1998, ISLPED '98.

[5]  Zhiyu Liu,et al.  Leakage Power Characteristics of Dynamic Circuits in Nanometer CMOS Technologies , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Xingjun Wang,et al.  A New Level Shifter with Low Power in Multi-Voltage System , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[7]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[8]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[9]  Kaushik Roy,et al.  Low voltage low power CMOS design techniques for deep submicron ICs , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[10]  Xiao Wei Sun,et al.  Low power CMOS level shifters by bootstrapping technique , 2002 .

[11]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[12]  Vivek De,et al.  A new technique for standby leakage reduction in high-performance circuits , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[13]  Farid N. Najm,et al.  A gate-level leakage power reduction method for ultra-low-power CMOS circuits , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[14]  K. Tanaka,et al.  Level converters with high immunity to power-supply bouncing for high-speed sub-1-V LSIs , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[15]  R. Paily,et al.  Leakage Reduction by Modified Stacking and Optimum ISO Input Loading in CMOS Devices , 2007, 15th International Conference on Advanced Computing and Communications (ADCOM 2007).

[16]  S. Eratne,et al.  Leakage current control of nano-scale full adder cells using input vectors , 2007, 2007 International Conference on Design & Technology of Integrated Systems in Nanoscale Era.

[17]  H. Kawaguchi,et al.  Low-power high-speed level shifter design for block-level dynamic voltage scaling environment , 2005, 2005 International Conference on Integrated Circuit Design and Technology, 2005. ICICDT 2005..

[18]  Abhijit Chatterjee,et al.  Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  N. Ranganathan,et al.  A new technique for leakage reduction in CMOS circuits using self-controlled stacked transistors , 2004, 17th International Conference on VLSI Design. Proceedings..

[20]  Dong Wu,et al.  A novel high-speed and low-power negative voltage level shifter for low voltage applications , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.