Characteristics of MOSFETs on large-grain polysilicon films

Polysilicon transistors with improved characteristics are reported. Solid-phase crystallization of evaporated amorphous silicon is used to grow grains in the film up to 3.5 mu m. MOSFETs fabricated on this poly-Si film exhibit a carrier mobility of 165 cm/sup 2//V-s for electrons and 69 cm/sup 2//V-cm for holes. CMOS 100-stage inverter chains with propagation delay times of 400 ps/stage are demonstrated. The dependence of electrical characteristics on channel length is found and explained by the number of grain boundaries in the channel region. The results indicate that the characteristics of MOSFETs are improved if the grain size of the poly-Si film is as large as the device dimensions. All the devices fabricated are applicable to high-density VLSIs. >

[1]  T. Sugii,et al.  Growth Conditions of Deposited Si Films in Solid Phase Epitaxy , 1981 .

[2]  H. Schaber,et al.  Low resistance polycrystalline silicon by boron or arsenic implantation and thermal crystallization of amorphously deposited films , 1984 .

[3]  Takashi Noguchi,et al.  Low Temperature Polysilicon Super-Thin-Film Transistor (LSFT) , 1986 .

[4]  E. F. Steigmeier,et al.  High quality polysilicon by amorphous low pressure chemical vapor deposition , 1983 .

[5]  J. Bourgoin,et al.  Crystallization in amorphous silicon , 1979 .

[6]  H. Onoda,et al.  Lateral solid phase epitaxy of Si over SiO2 patterns and its application to silicon‐on‐insulator transistors , 1986 .

[7]  J. Seto.  The electrical properties of polycrystalline silicon films , 1975 .

[8]  Theodore I. Kamins,et al.  Field-effects in polycrystalline-silicon films , 1972 .

[9]  K. Ng,et al.  Effects of grain boundaries on laser crystallized poly-Si MOSFET's , 1981, IEEE Electron Device Letters.

[10]  P. Chatterjee,et al.  Process and performance comparison of an 8K × 8-bit SRAM in three stacked CMOS technologies , 1985, IEEE Electron Device Letters.

[11]  C. H. Fa,et al.  The poly-silicon insulated-gate field-effect transistor , 1966 .

[12]  A. Ortiz-Conde,et al.  Effects of grain boundaries on the channel conductance of SOl MOSFET's , 1983, IEEE Transactions on Electron Devices.

[13]  J. Gibbons,et al.  Resistivity reduction in heavily doped polycrystalline silicon using cw‐laser and pulsed‐laser annealing , 1981 .