A linear array processor with dynamic frequency clocking for image processing applications

The need for high-performance image processing systems has led to the design and development of several application-specific parallel processing systems. An SIMD linear array processor with dynamic frequency clocking is proposed for real-time image processing applications. The architecture uses a novel concept called dynamic frequency clocking which allows the processor to vary the clock frequency dynamically based on the operation being performed. A VLSI chip based on the proposed architecture has been designed and verified using the Cadence design tools. The chip will operate at between 400 and 50 MHz based on the operation being performed. Several low-level image processing tasks have been mapped onto the architecture to evaluate the system performance and to demonstrate the effectiveness of the dynamic frequency clocking scheme.

[1]  Guy Even,et al.  Overcoming chip-to-chip delays and clock skews , 1996, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96.

[2]  Michael J. B. Duff.  Computing Structures for Image Processing , 1983 .

[3]  Aihua Li,et al.  VLSI design of multi-rate arrays for DSP algorithm , 1990, International Conference on Acoustics, Speech, and Signal Processing.

[4]  Narayanan Vijaykrishnan,et al.  A VLSI array architecture with dynamic frequency clocking , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.

[5]  Greg Welch,et al.  A survey of power management techniques in mobile computing operating systems , 1995, OPSR.

[6]  Myung Hoon Sunwoo,et al.  Design and implementation of a parallel image processor chip for a SIMD array processor , 1995, Proceedings The International Conference on Application Specific Array Processors.

[7]  Mary Jane Irwin,et al.  Computer vision on the MGAP , 1993, 1993 Computer Architectures for Machine Perception.

[8]  H. T. Kung,et al.  Synchronizing Large VLSI Processor Arrays , 1985, IEEE Trans. Computers.

[9]  Mary Jane Irwin,et al.  The MGAP-2: an advanced, massively parallel VLSI signal processor , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[10]  S. M. Bhandarkar,et al.  The multi-ring reconfigurable multiprocessor network for computer vision , 1993, 1993 Computer Architectures for Machine Perception.

[11]  N. Ranganathan,et al.  A Two-dimensional Systolic Array Processor for Image Processing , 1992, The Fifth International Conference on VLSI Design.

[12]  Shin'ichiro Okazaki,et al.  A compact real-time vision system using integrated memory array processor architecture , 1995, IEEE Trans. Circuits Syst. Video Technol..

[13]  M. Johannesson,et al.  The RIVP image processor array , 1993, 1993 Computer Architectures for Machine Perception.

[14]  Eby G. Friedman.  Clock distribution networks in VLSI circuits and systems , 1995 .

[15]  John B. Goodenough,et al.  A single chip video signal processing architecture for image processing, coding, and computer vision , 1995, IEEE Trans. Circuits Syst. Video Technol..

[16]  Mary Jane Irwin,et al.  MGAP applications in machine perception , 1995, Proceedings of Conference on Computer Architectures for Machine Perception.

[17]  W. Daniel Hillis,et al.  The connection machine , 1985 .

[18]  M. Cavaiuolo,et al.  A systolic neural network image processing architecture , 1992, CompEuro 1992 Proceedings Computer Systems and Software Engineering.

[19]  Mary Jane Irwin,et al.  Area-time-power tradeoffs in parallel adders , 1996 .

[20]  Shin'ichiro Okazaki,et al.  Imap: Integrated Memory Array Processor , 1992, J. Circuits Syst. Comput..

[21]  Ching Y. Suen,et al.  A fast parallel algorithm for thinning digital patterns , 1984, CACM.

[22]  Yoshihiro Fujita,et al.  Integrated memory array processor , 1992 .