On the measurement of parasitic capacitances of device with more than two external terminals using an LCR meter

A general methodology of directly measuring parasitic capacitance using an LCR meter in devices with more than two terminals is discussed. It is concluded that the accuracy of the measurement cannot be guaranteed in such devices since it is dependent on the internal structure of the device. This is demonstrated using the conventional (bulk silicon) MOSFET structure, showing that substrate or well resistance could be the dominant factor limiting measurement accuracy of parasitic capacitances, such as gate-to-drain (source), drain-to-source, and drain (source)-to substrate (well) capacitances. The authors also conclude that for the silicon-on-insulator (SOI) MOSFET structure, a direct and accurate measurement is difficult to achieve, since the measurement accuracy is impeded by the floating substrate in the structure. >

[1]  J. Meyer MOS models and circuit simulations , 1971 .

[2]  P. Yang,et al.  A direct measurement technique for small geometry MOS transistor capacitances , 1985, IEEE Electron Device Letters.

[3]  R.W. Dutton,et al.  A charge-oriented model for MOS transistor capacitances , 1978, IEEE Journal of Solid-State Circuits.

[4]  R. Dutton,et al.  Small Geometry MOS Transistor Measurements and Observed Short and Narrow Channel Effects , 1984, 1984 Symposium on VLSI Technology. Digest of Technical Papers.

[5]  M. Haond,et al.  Measurement of intrinsic gate capacitances of SOI MOSFET's , 1990, IEEE Electron Device Letters.