Identify equivalent signal lines for logic verification of combinational circuits