A model for the electric field in lightly doped drain structures

A semi-quantitative model for the lateral channel electric field in LDD MOSFET's has been developed. This model is derived from a quasi-two-dimensional analysis under the assumption of a uniform doping profile. A field reduction factor and voltage improvement, indicating the effectiveness of an LDD design in reducing the peak channel field, are used to compare LDD structures with, without, and with partial gate/drain overlap. Approximate equations have been derived that show the dependencies of the field reduction factor on bias conditions and process parameters. Plots showing the trade-off between, and the process-dependencies of, the field reduction factor/voltage improvement and the series resistance are presented for the three cases. Structures with gate-drain overlap are found to provide greater field reduction than those without the overlap for the same series resistance introduced. This should be considered when comparing the double-diffused and spacer LDD structures. It is shown that gate-drain offset can cause the rise of channel field and substrate current at large gate voltages. This offset is also found to be responsible for nonsaturation of drain current. The model has also been compared with two-dimensional simulation results.

[1]  D. L. Critchlow,et al.  Fabrication of high-performance LDDFET's with Oxide sidewall-spacer technology , 1982 .

[2]  K. Mayaram,et al.  An Analytical Perspective of LDD MOSFETs , 1986, 1986 Symposium on VLSI Technology. Digest of Technical Papers.

[3]  K. Mayaram,et al.  A theoretical study of gate/Drain offset in LDD MOSFET's , 1986, IEEE Electron Device Letters.

[4]  S. Ogura,et al.  Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor , 1980 .

[5]  K. Steinhubl.  Design of Ion-Implanted MOSFET'S with Very Small Physical Dimensions , 1974 .

[6]  R. Muller,et al.  A unified model for hot-electron currents in MOSFET's , 1981, 1981 International Electron Devices Meeting.

[7]  T.Y. Chan,et al.  Dependence of channel electric field on device scaling , 1985, IEEE Electron Device Letters.

[8]  An analytic model to estimate the avalanche breakdown voltage improvement for LDD devices , 1985 .

[9]  C. Hu,et al.  An analytical model for the channel electric field in MOSFET's with graded-drain structures , 1984, IEEE Electron Device Letters.

[10]  A.T. Wu,et al.  Asymmetrical characteristics in LDD and minimum-overlap MOSFET's , 1986, IEEE Electron Device Letters.

[11]  F.-C. Hsu,et al.  A new substrate and gate current phenomenon in short-channel LDD and minimum overlap devices , 1985, IEEE Electron Device Letters.

[12]  J.Y.-C. Sun,et al.  An analytical one-dimensional model for lightly doped drain (LDD) MOSFET devices , 1985, IEEE Transactions on Electron Devices.

[13]  Y.A. El-Mansy,et al.  A simple two-dimensional model for IGFET operation in the saturation region , 1977, IEEE Transactions on Electron Devices.

[14]  M. Koyanagi,et al.  Optimum design of n+-n-double-diffused drain MOSFET to reduce hot-carrier emission , 1985, IEEE Transactions on Electron Devices.

[15]  Chenming Hu.  Hot-electron effects in MOSFETs , 1983, 1983 International Electron Devices Meeting.

[16]  F. Hsu,et al.  Evaluation of LDD MOSFET's based on hot-electron-induced degradation , 1984, IEEE Electron Device Letters.

[17]  J. Moll,et al.  Submicrometer device design for hot-electron reliability and performance , 1985, IEEE Electron Device Letters.

[18]  C. Duvvury,et al.  Series resistance modeling for optimum design of LDD transistors , 1983, 1983 International Electron Devices Meeting.

[19]  S. Selberherr,et al.  MINIMOS - A Two-Dimensional MOS Transistor Analyzer , 1980, IEEE Journal of Solid-State Circuits.