论文信息 - A low quiescent current and cross regulation single-inductor dual-output converter with stacking MOSFET driving technique

A low quiescent current and cross regulation single-inductor dual-output converter with stacking MOSFET driving technique

The stacking MOSFET structure composed of low-voltage devices suffers from deteriorated transient response or large footprint area when capacitor-free or dominant pole compensation low dropout (LDO) regulator biases the driver. Due to self-stabilized feature, the proposed stacking MOSFET driving (SMD) technique effectively drives the power stage and greatly reduces noise interference from the noisy node to achieve low cross regulation (CR) in the single-inductor dual-output (SIDO) converter. Moreover, two inherent low dropout (LDO) regulators in the SMD technique completely regulate two outputs with low quiescent current at no load condition. Experimental results show the tested chip fabricated in 0.25μm process with low cross regulation of 0.015mV/mA and ultra-low quiescent current of 5μA at no load condition.

[1] Gu-Yeon Wei,et al. A Fully-Integrated 3-Level DC-DC Converter for Nanosecond-Scale DVFS , 2012, IEEE Journal of Solid-State Circuits.

[2] Wen-Hau Yang,et al. 95% light-load efficiency single-inductor dual-output DC-DC buck converter with synthesized waveform control technique for USB type-C , 2016, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits).

[3] Youngkook Ahn,et al. 5-V Buck Converter Using 3.3-V Standard CMOS Process With Adaptive Power Transistor Driver Increasing Efficiency and Maximum Load Capacity , 2012, IEEE Transactions on Power Electronics.

[4] Gyu-Hyeong Cho,et al. 12.5 An error-based controlled single-inductor 10-output DC-DC buck converter with high efficiency at light load using adaptive pulse modulation , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[5] Edgar Sánchez-Sinencio,et al. A Capacitor-Less LDO With High-Frequency PSR Suitable for a Wide Range of On-Chip Capacitive Loads , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.