Overview of the Scalable Communications Core: A Reconfigurable Wireless Baseband in 65nm CMOS

The Scalable Communications Core (SCC) is a  flexible baseband processor that consists of a heterogeneous set of coarse-grained, programmable accelerators connected via a packet-based 3-ary 2-cube Network-on-Chip (NoC).  SCC supports multiple wireless protocols to meet the demand for ubiquitous communications and computing with low power and area.We have recently completed a prototype test chip in a 65nm process and validated it for WiFi and WiMAX protocols. The area and energy efficiency of our test chip is comparable to other basebands found in the literature.  To demonstrate its flexibility, additional protocols have been mapped to the architecture.

[1]  Anthony Chun,et al.  Overview of the Scalable Communications Core , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[2]  Paula Fikkert,et al.  Specification of the Bluetooth System , 2003 .

[3]  Anthony Chun,et al.  Architecture of the Scalable Communications Core's Network on Chip , 2007, IEEE Micro.

[4]  Dake Liu,et al.  An 11mm2 70mW Fully-Programmable Baseband Processor for Mobile WiMAX and DVB-T/H in 0.12μm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Vinod Subramaniam,et al.  Digital video broadcasting (DVB); framing structure, channel coding and modulation for digital terr , 2001 .

[6]  Christian Bernard,et al.  A Telecom Baseband Circuit based on an Asynchronous Network-on-Chip , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Babak Vakili-Amini,et al.  A Dual-Band CMOS MIMO Radio SoC for IEEE 802.11n Wireless LAN , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.