Technology aware design and design aware technology

Scaling beyond the 90nm node is not automatically accompanied by a lower energy per function and a better performance. This is true both for transistors and interconnects. Since IC performance remains important in a competitive world, the success of scaled technologies are to be coupled with innovative circuit and system design strategies. Therefore, a much higher synergy between technology and design communities becomes mandatory. The tile concept needs also to be refined in view of the role it plays in the system as the highest level of abstraction for technology optimization in terms of the tile size and the tile performance it should also serve as a granularity measure in system design.

[1]  Karen Maex,et al.  Electrical Equivalent Sidewall Damage in Patterned Low-k Dielectrics , 2004 .

[2]  Kurt Keutzer,et al.  Getting to the bottom of deep submicron , 1998, ICCAD '98.

[3]  Keith A. Bowman,et al.  Optimal n-tier multilevel interconnect architectures for gigascale integration (GSI) , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Azad Naeemi,et al.  Optimal global interconnects for GSI , 2003 .

[5]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[6]  W. Dehaene,et al.  A yield-aware modeling methodology for nano-scaled SRAM designs , 2005, 2005 International Conference on Integrated Circuit Design and Technology, 2005. ICICDT 2005..

[7]  T. Sakurai.  Low power digital circuit design , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[8]  W. Dehaene,et al.  A small granular controlled leakage reduction system for SRAMs , 2005 .

[9]  E. Beyne,et al.  Extending on-die wiring hierarchy with wafer level packaging concepts , 2004, Proceedings of the IEEE 2004 International Interconnect Technology Conference (IEEE Cat. No.04TH8729).

[10]  T. Sakurai.  Low power digital circuit design , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[11]  Anahí Gallardo Velázquez,et al.  Conference , 1969, Journal of Neuroscience Methods.

[12]  H. De Man,et al.  Ambient intelligence: gigascale dreams and nanoscale realities , 2005 .

[13]  Georges G. E. Gielen,et al.  Analog and digital circuit design in 65 nm CMOS: end of the road? , 2005, Design, Automation and Test in Europe.