Toffoli Netlist and QCA implementations for existing four variable reversible gates: a comparative analysis

AbstractWith CMOS reaching its fundamental physical heat threshold limits, reversible logic has emerged as a viable alternative due to its heat arresting attributes. CMOS started witnessing frequency issues with maximum clocking achieved in GHz. Quantum-Dot Cellular Automata (QCA) has already promised THz clocking speeds although in the nascent form. These two domains have set the stage for information lossless substitution of CMOS in near future. QCA implementation provides a realizable implementation of the theoretical reversibility concept. Till date several four variable application specific reversible gates have been proposed but they lack relevant quantum mapping using QCA. This paper proposes both the implementations—Toffoli Netlist designs for the gates using positive control lines (optimized designs using negative control lines wherever possible) and implementations using Quantum-Dot Cellular Automata. The relevant quantum metrics have also been provided for the respective implementations. We also provide the complexity analysis of the four variable reversible gates based on Hamming Distance. This paper is intended to serve as a benchmark for optimized gate choice from among the existing four variable reversible gates for complex Boolean realizations.

[1]  Gerhard W. Dueck,et al.  IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION ( VLSI ) SYSTEMS , VOL . ? ? ? , NO . ? ? ? , ? ? ? , 2003 .

[2]  E. Lutz,et al.  Experimental verification of Landauer’s principle linking information and thermodynamics , 2012, Nature.

[3]  Himanshu Thapliyal,et al.  Novel Reversible `TSG' Gate and Its Application for Designing Components of Primitive Reversible/Quantum ALU , 2005, 2005 5th International Conference on Information Communications & Signal Processing.

[4]  Peter M. Kogge,et al.  Problems in designing with QCAs: Layout = Timing , 2001 .

[5]  Keivan Navi,et al.  A Novel Reversible Full Adder Circuit for Nanotechnology Based Systems , 2007 .

[6]  Gerhard W. Dueck,et al.  Level Compaction in Quantum Circuits , 2006, 2006 IEEE International Conference on Evolutionary Computation.

[7]  T.J. Dysart,et al.  > Replace This Line with Your Paper Identification Number (double-click Here to Edit) < 1 , 2001 .

[8]  C. Lent,et al.  Clocked molecular quantum-dot cellular automata , 2003 .

[9]  Atal Chaudhuri,et al.  Realization of a Novel Reversible SCG Gate and its Application for Designing Parallel Adder/Subtractor and Match Logic , 2011 .

[10]  Muhammad Mahbubur Rahman,et al.  Fault tolerant reversible logic synthesis: Carry look-ahead and carry-skip adders , 2009, 2009 International Conference on Advances in Computational Tools for Engineering Applications.

[11]  T. Toffoli,et al.  Conservative logic , 2002, Collision-Based Computing.

[12]  Massimo Ruo Roch,et al.  Effect of a Clock System on Bis-Ferrocene Molecular QCA , 2016, IEEE Transactions on Nanotechnology.

[13]  Gerhard W. Dueck,et al.  Toffoli network synthesis with templates , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Parag K. Lala,et al.  Reversible-logic design with online testability , 2006, IEEE Transactions on Instrumentation and Measurement.

[15]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[16]  Michael P. Frank,et al.  Introduction to reversible computing: motivation, progress, and challenges , 2005, CF '05.

[17]  M. Arun,et al.  Reversible Arithmetic Logic Gate (ALG) for Quantum Computation , 2013 .

[18]  Earl E. Swartzlander,et al.  Design of quantum-dot cellular automata circuits using cut-set retiming , 2011, IEEE Transactions on Nanotechnology.

[19]  Earl E. Swartzlander,et al.  A First Step Toward Cost Functions for Quantum-Dot Cellular Automata Designs , 2014, IEEE Transactions on Nanotechnology.

[20]  Omar P. Vilela Neto,et al.  USE: A Universal, Scalable, and Efficient Clocking Scheme for QCA , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Ramesh Karri,et al.  The Robust QCA Adder Designs Using Composable QCA Building Blocks , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  Stefania Perri,et al.  Area-Delay Efficient Binary Adders in QCA , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Gerhard W. Dueck,et al.  A transformation based algorithm for reversible logic synthesis , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[24]  Kamalika Datta,et al.  A Post-Synthesis Optimization Technique for Reversible Circuits Exploiting Negative Control Lines , 2015, IEEE Transactions on Computers.

[25]  Vikram Pudi,et al.  Efficient Design of a Hybrid Adder in Quantum-Dot Cellular Automata , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[26]  S. P. Maity,et al.  Implementation of HNG using MZI , 2012, 2012 Third International Conference on Computing, Communication and Networking Technologies (ICCCNT'12).

[27]  Ashis Kumer Biswas,et al.  Efficient approaches for designing reversible Binary Coded Decimal adders , 2008, Microelectron. J..

[28]  E. Swartzlander,et al.  Adder Designs and Analyses for Quantum-Dot Cellular Automata , 2007, IEEE Transactions on Nanotechnology.

[29]  Namit Gupta,et al.  Basic Reversible Logic Gates and It's Qca Implementation , 2014 .

[30]  M. Gladshtein,et al.  Quantum-Dot Cellular Automata Serial Decimal Adder , 2011, IEEE Transactions on Nanotechnology.

[31]  P. D. Tougaw,et al.  Quantum cellular automata: the physics of computing with arrays of quantum dot molecules , 1994, Proceedings Workshop on Physics and Computation. PhysComp '94.

[32]  Robert Wille,et al.  Exploiting Negative Control Lines in the Optimization of Reversible Circuits , 2013, RC.

[33]  Milad Sangsefidi,et al.  Coplanar Full Adder in Quantum-Dot Cellular Automata via Clock-Zone-Based Crossover , 2015, IEEE Transactions on Nanotechnology.

[34]  Wolfgang Porod,et al.  Quantum-dot cellular automata : computing with coupled quantum dots , 1999 .

[35]  Earl E. Swartzlander,et al.  Adder and Multiplier Design in Quantum-Dot Cellular Automata , 2009, IEEE Transactions on Computers.

[36]  Keivan Navi,et al.  A Novel Reversible BCD Adder For Nanotechnology Based Systems , 2008 .

[37]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[38]  R. Feynman.  Simulating physics with computers , 1999 .

[39]  Tommaso Toffoli,et al.  Reversible Computing , 1980, ICALP.

[40]  Pérès,et al.  Reversible logic and quantum computers. , 1985, Physical review. A, General physics.

[41]  H R Bhagyalakshmi,et al.  Design of a Multifunction BVMF Reversible Logic Gate and its Applications , 2011 .

[42]  F. Lombardi,et al.  Testing of quantum cellular automata , 2004, IEEE Transactions on Nanotechnology.

[43]  James A. Hutchby,et al.  Limits to binary logic switch scaling - a gedanken model , 2003, Proc. IEEE.

[44]  Baris Taskin,et al.  Improving Line-Based QCA Memory Cell Design Through Dual Phase Clocking , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[45]  K. Poulose Jacob,et al.  Design of compact reversible decimal adder using RPS gates , 2012, 2012 World Congress on Information and Communication Technologies.

[46]  I. Chuang,et al.  Quantum Computation and Quantum Information: Bibliography , 2010 .