Self-testing of cores-based embedded systems with built-in hardware

One obvious way to significantly improve the testability of evolving embedded cores-based system-on-a-chip (SoC) and save testing time is to use built-in self-testing (BIST), where the basic idea is to have the chip test itself. This technique generates test patterns and evaluates test responses inside the chip system. The technique has been widely used in commercial VLSI products with appreciable success. The general methodology of BIST in the particular context of today's cores-based SoC technology is presented.

[1]  Sheldon B. Akers,et al.  A parity bit signature for exhaustive testing , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Wen-Ben Jone,et al.  Parity bit signature in response data compaction and built-in self-testing of VLSI circuits with nonexhaustive test sets , 2003, IEEE Trans. Instrum. Meas..

[3]  Thomas W. Williams,et al.  Testing Logic Networks and Designing for Testability , 1979, Computer.

[4]  S.R. Das.  Built-in self-testing of VLSI circuits-getting errors to catch themselves , 1991, IEEE Potentials.

[5]  Rochit Rajsuman.  System-On-A-Chip: Design and Test , 2000 .

[6]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[7]  Wen-Ben Jone,et al.  Fault tolerance in systems design in VLSI using data compression under constraints of failure probabilities , 2001, IEEE Trans. Instrum. Meas..

[8]  Prawat Nagvajara,et al.  Optimal Robust Compression of Test Responses , 1990, IEEE Trans. Computers.

[9]  J. Wrench.  Table errata: The art of computer programming, Vol. 2: Seminumerical algorithms (Addison-Wesley, Reading, Mass., 1969) by Donald E. Knuth , 1970 .

[10]  John P. Hayes,et al.  CHECK SUM METHODS FOR TEST DATA COMPRESSION. , 1976 .

[11]  Dong Sam Ha,et al.  AN EFFICIENT, FORWARD FAULT SIMULATION ALGORITHM BASED ON THE PARALLEL PATTERN SINGLE FAULT PROPAGAT , 1991, 1991, Proceedings. International Test Conference.

[12]  Edward J. McCluskey,et al.  Design for Autonomous Test , 1981, IEEE Transactions on Computers.

[13]  Wen-Ben Jone,et al.  Multiple-output parity bit signature for exhaustive testing , 1990, J. Electron. Test..

[14]  Yervant Zorian,et al.  Principles of testing electronic systems , 2000 .

[15]  Parag K. Lala,et al.  Fault tolerant and fault testable hardware design , 1985 .

[16]  R. Daniels,et al.  Built-In Self-Test Trends in Motorola Microprocessors , 1985, IEEE Design & Test of Computers.

[17]  John P. Hayes,et al.  Transition Count Testing of Combinational Logic Circuits , 1976, IEEE Transactions on Computers.

[18]  Donald Ervin Knuth,et al.  The Art of Computer Programming , 1968 .

[19]  Krishnendu Chakrabarty,et al.  Test Resource Partitioning for System-on-a-Chip , 2002, Frontiers in electronic testing.

[20]  Alfred K. Susskind,et al.  Testing by Verifying Walsh Coefficients , 1983, IEEE Transactions on Computers.

[21]  Jacob Savir,et al.  Syndrome-Testable Design of Combinational Circuits , 1980, IEEE Transactions on Computers.

[22]  Sarita Thakar,et al.  On the generation of test patterns for combinational circuits , 1993 .

[23]  Edward McCluskey,et al.  Built-In Self-Test Techniques , 1985, IEEE Design & Test of Computers.

[24]  Irith Pomeranz,et al.  COMPACTEST: A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[25]  J. P. Robinson,et al.  Space Compression Methods With Output Data Modification , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.