Two‐graph analysis of pathological equivalent networks

Recently, abstract current mirror and voltage mirror elements have been proposed for behavioral modeling of active analog blocks. Such artificial elements and the traditionally used nullor element together are called pathological elements in the literature. Pathological elements are very useful in modeling and analysis of active network. Hence, researchers have been motivated to study symbolic analysis methods for networks containing pathological elements. However, so far, only nodal admittance matrix analysis has been formulated. In this work, an alternative two-graph method is formulated, which has the advantage of providing a compact intermediate form for subsequent symbolic term generation. With a compact two-graph representation, either a matrix method or a tree enumeration method can be employed. For completeness, the classical two-graph theory has been extended in this paper to encompass all four types of dependent sources and all pathological elements. Illustrative examples are presented to demonstrate the principle of compact symbolic term generation by the presented two-graph method. Copyright © 2014 John Wiley & Sons, Ltd.

[1]  P. Lin.  Symbolic network analysis , 1991 .

[2]  K. Smith,et al.  A second-generation current conveyor and its applications , 1970, IEEE Transactions on Circuit Theory.

[3]  Ahmed M. Soliman,et al.  The voltage mirror–current mirror pair as a universal element , 2010 .

[4]  Esteban Tlelo-Cuautle,et al.  Symbolic analysis of (MO)(I)CCI(II)(III)-based analog circuits , 2010 .

[5]  Qicheng Yu,et al.  A unified approach to the approximate symbolic analysis of large analog integrated circuits , 1996 .

[6]  P. Wambacq,et al.  Efficient symbolic computation of approximated small-signal characteristics , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[7]  David G. Haigh,et al.  Admittance Matrix Models for the Nullor Using Limit Variables and Their Application to Circuit Design , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  I. A. Awad,et al.  Inverting second generation current conveyors: the missing building blocks, CMOS realizations and applications , 1999 .

[9]  Guoyong Shi,et al.  A survey on binary decision diagram approaches to symbolic analysis of analog integrated circuits , 2011, Analog Integrated Circuits and Signal Processing.

[10]  Qicheng Yu,et al.  Efficient approximation of symbolic network functions using matroid intersection algorithms , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Wai-Kai Chen,et al.  Graph theory , 1972 .

[12]  David G. Haigh,et al.  Symbolic Framework for Linear Active Circuits Based on Port Equivalence Using Limit Variables , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Ahmed M. Soliman,et al.  The inverting second generation current conveyors as universal building blocks , 2008 .

[14]  A. Toker,et al.  The dual-X current conveyor (DXCCII): a new active device for tunable continuous-time filters , 2003 .

[15]  Francisco V. Fernández,et al.  Efficient symbolic computation of approximated small-signal characteristics of analog integrated circuits , 1995, IEEE J. Solid State Circuits.

[16]  Francisco V. Fernández,et al.  Symbolic analysis of large analog integrated circuits: the numerical reference generation problem , 1998 .

[17]  H. Carlin,et al.  Singular Network Elements , 1964 .

[18]  Francisco V. Fernández,et al.  Pathological Element-Based Active Device Models and Their Application to Symbolic Analysis , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Zongmou Yin.  Symbolic network analysis with the valid trees and the valid tree-pairs , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[20]  Jianfu Teng,et al.  Construction of CDBA and CDTA behavioral models and the applications in symbolic circuits analysis , 2013 .

[21]  Ahmed M. Soliman,et al.  On the systematic synthesis of CCII-based floating simulators , 2010 .

[22]  Sheldon X.-D. Tan,et al.  Canonical symbolic analysis of large analog circuits withdeterminant decision diagrams , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  Patrick Wambacq,et al.  Symbolic analysis of large analog circuits using a sensitivity-driven enumeration of common spanning trees , 1998 .

[24]  Guoyong Shi.  Graph-Pair Decision Diagram Construction for Topological Symbolic Circuit Analysis , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  C.-J. Richard Shi,et al.  A Graph Reduction Approach to Symbolic Circuit Analysis , 2007, 2007 Asia and South Pacific Design Automation Conference.

[26]  Ahmed M. Soliman,et al.  A new approach for using the pathological mirror elements in the ideal representation of active devices , 2010 .

[27]  Guoyong Shi.  A simple implementation of determinant decision diagram , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[28]  Georges Gielen,et al.  Symbolic network analysis methods for practical analog integrated circuits: a survey , 1998 .

[29]  Ahmed M. Soliman,et al.  Use of Mirror Elements in the Active Device Synthesis by Admittance Matrix Expansion , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[30]  Hung-Yu Wang,et al.  Symbolic Nodal Analysis of Circuits Using Pathological Elements , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[31]  A. C. Davies,et al.  The significance of nullators, norators and nullors in active-network theory , 1967 .

[32]  R. Giomi,et al.  Enhanced two-graph theory for symbolic analysis of electrical networks , 1999, Proceedings of the Third International Workshop on Design of Mixed-Mode Integrated Circuits and Applications (Cat. No.99EX303).