Design of an intra predictor with data reuse for high-profile H.264 applications

This paper presents a high-profile intra predictior for H.264 video decoder. To alleviate the starved bandwidth of intra compensation in high-definition video, we reuse the neighboring pixels and optimize the buffer size and access latency. In particular, a dedicated pixel buffer reuses neighboring pixel for realizing MB-adaptive frame-field (MBAFF) decoding in intra compensation. Moreover, a base-mode predictor is explored to optimize the area efficiency for reference sample filtering process (RSFP) in intra 8×8 modes. Simulation results show that the proposed data-reused intra prediction module requires 14K logic gates and 688 bits SRAM, and operates on 100MHz frequency for realizing 1080HD video playback at 30fps.

[1]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[2]  Chen-Yi Lee,et al.  An H.264/AVC decoder with 4/spl times/4-block level pipeline , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[3]  Joint Video Team Draft ITU-T Recommendation and Final draft international standard of joint video specification , 2003 .

[4]  Thomas Wiegand,et al.  Draft ITU-T recommendation and final draft international standard of joint video specification , 2003 .

[5]  Jiun-In Guo,et al.  Low Complexity Architecture Design of H.264 Predictive Pixel Compensator for HDTV Application , 2006, 2006 IEEE International Conference on Acoustics Speech and Signal Processing Proceedings.

[6]  Gary J. Sullivan,et al.  Rate-constrained coder control and comparison of video coding standards , 2003, IEEE Trans. Circuits Syst. Video Technol..

[7]  Liang-Gee Chen,et al.  Hardware architecture design for H.264/AVC intra frame coder , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[8]  Chen-Yi Lee,et al.  Design of an H.264/AVC Decoder with Memory Hierarchy and Line-Pixel-Lookahead , 2008, J. Signal Process. Syst..

[9]  Ilker Hamzaoglu,et al.  An Efficient Intra Prediction Hardware Architecture for H.264 Video Decoding , 2007 .