FPGA-based decoupled double synchronous reference frame PLL for active power filters

Decoupled double synchronous reference frame Phase-locked loop (DDSRF-PLL) is able to detect the phase angle of positive sequence when the three-phase voltages are unbalanced and distorted. In this paper, it is applied to the compensation current detection algorithm of shunt active power filter (SAPF) to replace a conventional PLL. Simulation results indicate that the compensation performance could be improved under voltage unbalance and distortion. Besides, DDSRF-PLL implemented on one field-programmable gate array (FPGA) chip is proposed. When compared with widely used digital signal processors (DSPs) in power control, FPGA the proposed structure has the advantages of parallel processing and rich user-defined I/O ports so that it exhibits processing efficiency and flexibility in application.

[1]  Man-Chung Wong,et al.  Application of a three-level NPC inverter as a three-phase four-wire power quality compensator by generalized 3DSVM , 2006 .

[2]  Chi-Seng Lam,et al.  Application of 3D direct PWM in parallel power quality compensators in three-phase four-wire systems , 2008, 2008 IEEE Power Electronics Specialists Conference.

[3]  Frede Blaabjerg,et al.  Accurate and Less-Disturbing Active Antiislanding Method Based on PLL for Grid-Connected Converters , 2010, IEEE Transactions on Power Electronics.

[4]  Man-Chung Wong,et al.  Cylindrical coordinate control of three-dimensional PWM technique in three-phase four-wired trilevel inverter , 2003 .

[5]  G.W. Chang,et al.  A novel reference compensation current strategy for shunt active power filter control , 2004, IEEE Transactions on Power Delivery.

[6]  B. Singh,et al.  Selective Compensation of Power-Quality Problems Through Active Power Filter by Current Decomposition , 2008, IEEE Transactions on Power Delivery.

[7]  Mauricio Aredes,et al.  Analysis and Software Implementation of a Robust Synchronizing PLL Circuit Based on the pq Theory , 2006, IEEE Transactions on Industrial Electronics.

[8]  D. Boroyevich,et al.  Double Synchronous Reference Frame PLL for Power Converters Control , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[9]  Leonardo A. B. Tôrres,et al.  Comparison of Three Single-Phase PLL Algorithms for UPS Applications , 2008, IEEE Transactions on Industrial Electronics.

[10]  M. Aredes,et al.  Comparisons Between the p--q and p--q--r Theories in Three-Phase Four-Wire Systems , 2009, IEEE Transactions on Power Electronics.

[11]  R.A. Modesto,et al.  Single-phase PLL structure using modified p-q theory for utility connected systems , 2008, 2008 IEEE Power Electronics Specialists Conference.

[12]  Frede Blaabjerg,et al.  Overview of Control and Grid Synchronization for Distributed Power Generation Systems , 2006, IEEE Transactions on Industrial Electronics.

[13]  Leonardo Bruno Garcia Campanhol,et al.  A comparative analysis of p-PLL algorithms for single-phase utility connected systems , 2009, 2009 13th European Conference on Power Electronics and Applications.

[14]  Man-Chung Wong,et al.  A FPGA-Based Generalized Pulse Width Modulator for Three-Leg Center-Split and Four-Leg Voltage Source Inverters , 2008, IEEE Transactions on Power Electronics.

[15]  D. Boroyevich,et al.  Decoupled Double Synchronous Reference Frame PLL for Power Converters Control , 2007, IEEE Transactions on Power Electronics.

[16]  Se-Kyo Chung,et al.  A phase tracking system for three phase utility interface inverters , 2000 .