Self-timed full adder designs based on hybrid input encoding
暂无分享,去创建一个
[1] David E. Muller. Asynchronous logics and application to information processing , 1962 .
[2] P. Balasubramanian,et al. A delay efficient robust self-timed full adder , 2008, 2008 3rd International Design and Test Workshop.
[3] Scott A. Brandt,et al. NULL Convention Logic/sup TM/: a complete and consistent logic for asynchronous digital circuit synthesis , 1996, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96.
[4] Alain J. Martin. The limitations to delay-insensitivity in asynchronous circuits , 1990 .
[5] Jens Sparsø,et al. Delay-insensitive multi-ring structures , 1993, Integr..
[6] N. P. Singh. A DESIGN METHODOLOGY FOR SELF-TIME SYSTEMS , 1981 .
[7] Bella Bose. On Unordered Codes , 1991, IEEE Trans. Computers.
[8] Takashi Nanya,et al. Towards totally self-checking delay-insensitive systems , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[9] Ran Ginosar,et al. An Efficient Implementation of Boolean Functions as Self-Timed Circuits , 1992, IEEE Trans. Computers.
[10] Jim D. Garside,et al. A practical comparison of asynchronous design styles , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.
[11] Tom Verhoeff,et al. Delay-insensitive codes — an overview , 1988, Distributed Computing.
[12] Laurent Fesquet,et al. Technology Mapping for Area Optimized Quasi Delay Insensitive Circuits , 2005, VLSI-SoC.