Reconfigurable Computing and Hardware/Software Codesign

[1]  R. Subramanian.  Shannon vs Moore: driving the evolution of signal processing platforms in wireless communications , 2002, IEEE Workshop on Signal Processing Systems.

[2]  Gordon J. Brebner,et al.  The swappable logic unit: a paradigm for virtual hardware , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[3]  T. C. Hu.  Parallel Sequencing and Assembly Line Problems , 1961 .

[4]  J. Hausner,et al.  Implementation of signal processing algorithms for 3G and beyond , 2003, IEEE Microwave and Wireless Components Letters.

[5]  Marco Platzner,et al.  Operating systems for reconfigurable embedded platforms: online scheduling of real-time tasks , 2004, IEEE Transactions on Computers.

[6]  Huanhuan Chen,et al.  HW-SW partitioning based on genetic algorithm , 2004, Proceedings of the 2004 Congress on Evolutionary Computation (IEEE Cat. No.04TH8753).

[7]  Petru Eles,et al.  System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search , 1997, Des. Autom. Embed. Syst..

[8]  Anne Mignotte,et al.  Loop fusion for memory space optimization , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[9]  Nikil D. Dutt,et al.  Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[10]  Mickaël Raulet,et al.  Rapid Prototyping for Heterogeneous Multicomponent Systems: An MPEG-4 Stream over a UMTS Communication Link , 2006, EURASIP J. Adv. Signal Process..

[11]  Ranga Vemuri,et al.  Hardware software partitioning with integrated hardware design space exploration , 1998, Proceedings Design, Automation and Test in Europe.

[12]  Mohamed Abid,et al.  Multi-granularity metrics for the era of strongly personalized SOCs , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[13]  Ranga Vemuri,et al.  MAGELLAN: multiway hardware-software partitioning and scheduling for latency minimization of hierarchical control-dataflow task graphs , 2001, Ninth International Symposium on Hardware/Software Codesign. CODES 2001 (IEEE Cat. No.01TH8571).

[14]  Theerayod Wiangtong,et al.  Comparing Three Heuristic Search Methods for Functional Partitioning in Hardware–Software Codesign , 2002, Des. Autom. Embed. Syst..

[15]  Vivek Sarkar,et al.  Baring It All to Software: Raw Machines , 1997, Computer.

[16]  Alfred E. Brenner,et al.  Moore's Law , 1997, Science.

[17]  Pierre G. Paulin,et al.  Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  M.J. Heikkila.  A novel blind adaptive algorithm for channel equalization in WCDMA downlink , 2001, 12th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications. PIMRC 2001. Proceedings (Cat. No.01TH8598).

[19]  Ernst G. Ulrich,et al.  Clock suppression techniques for synchronous circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Jean-François Hélard,et al.  Design and Implementation of MC-CDMA Systems for Future Wireless Networks , 2004, EURASIP J. Adv. Signal Process..

[21]  W. G. Spruth,et al.  Cycle-based simulation on loosely-coupled systems , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).

[22]  D. Brillinger,et al.  Handbook of methods of applied statistics , 1967 .

[23]  Edward A. Lee,et al.  Overview of the Ptolemy project , 2001 .

[24]  Fernando Herrera,et al.  System-level performance analysis in SystemC , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[25]  M. Rupp,et al.  Static Estimation of Execution Times for Hardware Accelerators in System-on-Chips , 2005, 2005 International Symposium on System-on-Chip.

[26]  A. Kumar,et al.  A multiplier generator for Xilinx FPGAs , 1996, Proceedings of 9th International Conference on VLSI Design.

[27]  Srihari Cadambi,et al.  A fast, inexpensive and scalable hardware acceleration technique for functional simulation , 2002, DAC '02.

[28]  J. Fridman.  Sub-word parallelism in digital signal processing , 2000 .

[29]  Edward A. Lee,et al.  A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures , 1993, IEEE Trans. Parallel Distributed Syst..

[30]  Anne Mignotte,et al.  Loop alignment for memory accesses optimization , 1999, Proceedings 12th International Symposium on System Synthesis.

[31]  Reinhard Männer,et al.  Multitasking on FPGA Coprocessors , 2000, FPL.

[32]  Edward A. Lee,et al.  The Extended Partitioning Problem: Hardware/Software Mapping, Scheduling, and Implementation-bin Selection , 1997, Des. Autom. Embed. Syst..

[33]  Jürgen Becker,et al.  An FPGA run-time system for dynamical on-demand reconfiguration , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[34]  Y. Neuvo,et al.  Cellular phones as embedded systems , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[35]  Fabien Clermidy,et al.  An asynchronous NOC architecture providing low latency service and its multi-level design framework , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.

[36]  Zoltán Ádám Mann,et al.  Algorithmic aspects of hardware/software partitioning , 2005, TODE.