Accurate simulations of the interplay between process and statistical variability for nanoscale FinFET-based SRAM cell stability

In this paper we illustrate how by using advanced atomistic TCAD tools the interplay between long-range process variation and short-range statistical variability in FinFETs can be accurately modelled and simulated for the purposes of Design-Technology Co-Optimization (DTCO). The proposed statistical simulation and compact modelling methodology is demonstrated via a comprehensive evaluation of the impact of FinFET variability on SRAM cell stability.

[1]  K. Maitra,et al.  Challenges and solutions of FinFET integration in an SRAM cell and a logic circuit for 22 nm node and beyond , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[2]  K. Banerjee,et al.  Modeling and analysis of grain-orientation effects in emerging metal-gate devices and implications for SRAM reliability , 2008, 2008 IEEE International Electron Devices Meeting.

[3]  Andrew R. Brown,et al.  Statistical variability and reliability in nanoscale FinFETs , 2011, 2011 International Electron Devices Meeting.

[4]  Andrew R. Brown,et al.  Interplay Between Process-Induced and Statistical Variability in 14-nm CMOS Technology Double-Gate SOI FinFETs , 2013, IEEE Transactions on Electron Devices.

[5]  Sani R. Nassif,et al.  SRAM device and cell co-design considerations in a 14nm SOI FinFET technology , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[6]  A. Asenov,et al.  Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness , 2003 .

[7]  A. Asenov,et al.  Statistical Threshold-Voltage Variability in Scaled Decananometer Bulk HKMG MOSFETs: A Full-Scale 3-D Simulation Scaling Study , 2011, IEEE Transactions on Electron Devices.

[8]  O. Rozeau,et al.  High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding , 2008, 2008 IEEE International Electron Devices Meeting.

[9]  B. Cheng,et al.  Unified compact modelling strategies for process and statistical variability in 14-nm node DG FinFETs , 2013, 2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[10]  Asen Asenov,et al.  A general approach for multivariate statistical MOSFET compact modeling preserving correlations , 2011, 2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[11]  B. Cheng,et al.  Simulation based transistor-SRAM co-design in the presence of statistical variability and reliability , 2013, 2013 IEEE International Electron Devices Meeting.

[12]  C. Wann,et al.  SRAM cell design for stability methodology , 2005, IEEE VLSI-TSA International Symposium on VLSI Technology, 2005. (VLSI-TSA-Tech)..

[13]  A. Asenov,et al.  Nanowire MOSFET variability : a 3 D density gradient versus NEGF approach , 2007 .

[14]  Andrew R. Brown,et al.  Statistical Variability and Reliability and the Impact on Corresponding 6T-SRAM Cell Design for a 14-nm Node SOI FinFET Technology , 2013, IEEE Design & Test.

[15]  Andrew R. Brown,et al.  Statistical variability in 14-nm node SOI FinFETs and its impact on corresponding 6T-SRAM cell design , 2012, 2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[16]  E.. Baravelli,et al.  Impact of Line-Edge Roughness on FinFET Matching Performance , 2007, IEEE Transactions on Electron Devices.