High-density 16/8/4-bit configurable multiplier

A configurable serial–parallel multiplier based on Braun's and Baugh–Wooley's algorithms is presented. The multiplier can be configured to perform either signed or unsigned multiplications and to achieve variable precision. In this device one factor A(m) is fed serially with an arbitrary wordlength m while the other B(n) is stored in parallel with a configurable number of bits n = 4, 8 or 16 bits. Switch elements are used to change the hardware connection between adjacent 4-bit multiplier basic blocks. This reconfiguration concept provides a higher precision multiplier by grouping adjacent cells or a higher throughput at low levels of precisions. A prototype of this multiplier has been fabricated using a full custom 1.0 µm CMOS technology. The active area contains 3450 transistors and occupies 0.47 mm2 corresponding to a very high gate density of 1532 gates/mm2.

[1]  M. Nagamatsu,et al.  A 10 ns 54*54 b parallel structured full array multiplier with 0.5 mu m CMOS technology , 1991 .

[2]  T. Noguchi,et al.  A 15-ns 32*32-b CMOS multiplier with an improved parallel structure , 1990 .

[3]  Kazuo Yano,et al.  A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[4]  Andrew D. Booth,et al.  A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .

[5]  Raymond M. Kline,et al.  Digital computer design , 1977 .

[6]  Koichiro Mashiko,et al.  A 286 MHz 64-b floating point multiplier with enhanced CG operation , 1996 .

[7]  A. D. Lopez,et al.  A 6.75 ns 16*16 bit multiplier in single-level-metal CMOS technology , 1989 .

[8]  N. Takagi,et al.  A high-speed multiplier using a redundant binary adder tree , 1987 .

[9]  Jenq-Neng Hwang,et al.  Finite Precision Error Analysis of Neural Network Hardware Implementations , 1993, IEEE Trans. Computers.

[10]  Mark Horowitz,et al.  SPIM: a pipelined 64*64-bit iterative multiplier , 1989 .

[11]  Makoto Suzuki,et al.  A 4.4 ns CMOS 54/spl times/54-b multiplier using pass-transistor multiplexer , 1995 .

[12]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[13]  Tien Chi Chen.  A Binary Multiplication Scheme Based on Squaring , 1971, IEEE Transactions on Computers.

[14]  Yukihito Oowaki,et al.  A sub-10-ns 16/spl times/16 multiplier using 0.6-/spl mu/m CMOS technology , 1987 .

[15]  Bruce A. Wooley,et al.  A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.

[16]  M. O. Ahmad,et al.  Design of an efficient VLSI inner-product processor for real-time DSP applications , 1989 .