Investigations regarding Through Silicon Via filling for 3D integration by Periodic Pulse Reverse plating with and without additives
暂无分享,去创建一个
Stefan Schulz | Thomas Gessner | Lutz Hofmann | Ramona Ecke | S. Schulz | T. Gessner | L. Hofmann | R. Ecke
[1] K. Kondo,et al. High-Aspect-Ratio Copper-Via-Filling for Three-Dimensional Chip Stacking II. Reduced Electrodeposition Process Time , 2005 .
[2] M. Koyanagi,et al. New Three-Dimensional Integration Technology Using Chip-to-Wafer Bonding to Achieve Ultimate Super-Chip Integration , 2006 .
[3] C. H. Seah,et al. DC/pulse plating of copper for trench/via filling , 2001 .