A reconfigurable FIR filter design using dynamic partial reconfiguration

This paper presents a novel partially reconfigurable FIR filter design that employs dynamic partial reconfiguration. Our scope is to implement a low-power, area-efficient autonomously reconfigurable digital signal processing architecture that is tailored for the realization of arbitrary response FIR filters. The implementation of design addresses area efficiency and flexibility allowing dynamically inserting and/or removing the partial modules. This design method shows the configuration time improvement by small configured slice and good area efficiency as compared to the method of conventional FIR filters

[1]  H. Ochi,et al.  A design of FIR filter using CSD with minimum number of registers , 1996, Proceedings of APCCAS'96 - Asia Pacific Conference on Circuits and Systems.

[2]  Gerald E. Sobelman,et al.  FPGA-based digit-serial CSD FIR filter for image signal format conversion , 2002 .

[3]  S. Shirani,et al.  Power savings in channel equalizers using run-time reconfiguration , 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513).

[4]  Fernando Gehm Moraes,et al.  Remote and partial reconfiguration of FPGAs: tools and trends , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[5]  Y. Lim,et al.  FIR filter design over a discrete powers-of-two coefficient space , 1983 .