A reconfigurable FIR filter design using dynamic partial reconfiguration
暂无分享,去创建一个
[1] H. Ochi,et al. A design of FIR filter using CSD with minimum number of registers , 1996, Proceedings of APCCAS'96 - Asia Pacific Conference on Circuits and Systems.
[2] Gerald E. Sobelman,et al. FPGA-based digit-serial CSD FIR filter for image signal format conversion , 2002 .
[3] S. Shirani,et al. Power savings in channel equalizers using run-time reconfiguration , 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513).
[4] Fernando Gehm Moraes,et al. Remote and partial reconfiguration of FPGAs: tools and trends , 2003, Proceedings International Parallel and Distributed Processing Symposium.
[5] Y. Lim,et al. FIR filter design over a discrete powers-of-two coefficient space , 1983 .