Design and optimization on ESD self-protection schemes for 700V LDMOS in high voltage power IC