Accelerated evaluation method for the SRAM cell write margin using word line voltage shift
暂无分享,去创建一个
Hiroki Morimura | Tsutomu Yoshimura | Shunji Nakata | Hirotsugu Suzuki | Hiroshi Makino | Shin'ichiro Mutoh | Masayuki Miyama | Yoshio Matsuda | Shuhei Iwade
[1] S. Kosonocky,et al. Fluctuation limits & scaling opportunities for CMOS SRAM cells , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[2] Sasaki Takahiko,et al. A Process-Variation-Tolerant Dual-Power-Supply SRAM with 0.179μm2 Cell in 40nm CMOS Using Level-Programmable Wordline Driver , 2009 .
[3] P. Stolk,et al. Modeling statistical dopant fluctuations in MOS transistors , 1998 .
[4] M. Nomura,et al. Redefinition of Write Margin for Next-Generation SRAM and Write-Margin Monitoring Circuit , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[5] Marcel J. M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[6] Tsutomu Yoshimura,et al. Reexamination of SRAM Cell Write Margin Definitions in View of Predicting the Distribution , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.