Investigations on the thermal behavior of interconnects under ESD transients using a simplified thermal RC network
暂无分享,去创建一个
[1] J. Bernstein,et al. Short-time failure of metal interconnect caused by current pulses , 1993, IEEE Electron Device Letters.
[2] K. Goodson,et al. Thermal mapping of interconnects subjected to brief electrical stresses , 1997, IEEE Electron Device Letters.
[3] Xiang Gui,et al. Thermal simulation of thin-film interconnect failure caused by high current pulses , 1995 .
[4] S. Ramaswamy,et al. Heat flow analysis for EOS/ESD protection device design in SOI technology , 1997 .
[5] Michael J. Brett,et al. Three‐dimensional thermal analysis of high density triple‐level interconnection structures in very large scale integrated circuits , 1994 .
[6] P. W. Webb,et al. Use of the three-dimensional TLM method in the thermal simulation and design of semiconductor devices , 1992 .
[7] Chenming Hu,et al. High-current failure model for VLSI interconnects under short-pulse stress conditions , 1997, IEEE Electron Device Letters.