论文信息 - A four-quadrant analog multiplier using basic differential pair

A four-quadrant analog multiplier using basic differential pair

In this paper, a new voltage-mode four-quadrant analog multiplier based on a basic NMOS differential amplifier that can produce the output signal in voltage form without using resistors is presented The proposed multiplier circuit has been simulated with SPICE and achieves -3 dB bandwidth of 300 MHz. The power consumption is about 1.5 mW from a /spl plusmn/2.5 V supply voltage, and the total harmonic distortion is 0.8% with a 500 mV input signal.

W. Surakampontorn | B. Boonchu

[1] J.S. Pena-Finol,et al. A MOS four-quadrant analog multiplier using the quarter-square technique , 1987 .

[2] Ho-Jun Song,et al. An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers , 1990 .

[3] Cheng-Chieh Chang,et al. A CMOS square-law vector summation circuit , 1996 .

[4] Wanlop Surakampontorn,et al. Voltage-Mode CMOS Squarer/Multiplier Circuit , 2002 .

[5] S. B. Park,et al. Four-quadrant CMOS analogue multiplier , 1987 .

[6] Z. Wang,et al. A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performance , 1991 .

[7] P. E. Allen,et al. Low-voltage, four-quadrant, analogue CMOS multiplier , 1994 .