Cgroup-aware load balancing in heterogeneous multi-processor scheduler

Recently, high performance multi-core processor (HMP) called big.LITTLE has been developed, where “big” is high performance core while “LITTLE” is low performance core consuming less energy. It needs efficient scheduler migrating the tasks between the two cores to minimize power consumption while providing high performance. The existing HMP scheduler employing same migration thresholds for all the tasks is not effective in achieving this goal. In this paper we propose a novel scheduler which employs different migration thresholds for foreground and background tasks. Computer simulation and experiment reveal that power consumption is reduced about 9% while the performance is not degraded.

[1]  Tei-Wei Kuo,et al.  An approximation scheme for energy-efficient scheduling of real-time tasks in heterogeneous multiprocessor systems , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[2]  Alexandre C. B. Delbem,et al.  Runtime mapping and scheduling for energy efficiency in heterogeneous multi-core systems , 2015, 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig).

[3]  S. Lsi.  High Performance SOC for Mobile Applications , 2010 .

[4]  Lizy Kurian John,et al.  Efficient program scheduling for heterogeneous multi-core processors , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[5]  Giuseppe Serazzi,et al.  JMT: performance engineering tools for system modeling , 2009, PERV.

[6]  Aniruddha Banerjee,et al.  Task behaviour inputs to a heterogeneous multiprocessor scheduler , 2015, 2015 Eighth International Conference on Contemporary Computing (IC3).

[7]  Wolfgang J. Paul,et al.  A Multi-core Processor , 2014 .

[8]  Lieven Eeckhout,et al.  Scheduling heterogeneous multi-cores through performance impact estimation (PIE) , 2012, 2012 39th Annual International Symposium on Computer Architecture (ISCA).

[9]  Weifeng Sun,et al.  Queueing model analysis and scheduling strategy for embedded multi-core SoC based on task priority , 2013, Comput. Electr. Eng..

[10]  Norman P. Jouppi,et al.  Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction , 2003, MICRO.

[11]  Brian Jeff.  Advances in big.LITTLE Technology for Power and Energy Savings Improving Energy Efficiency in High-Performance Mobile Platforms , 2012 .

[12]  Eduard Ayguadé,et al.  SSMART: smart scheduling of multi-architecture tasks on heterogeneous systems , 2015, WACCPD '15.

[13]  Hakan Aydin,et al.  Energy-aware task allocation for rate monotonic scheduling , 2005, 11th IEEE Real Time and Embedded Technology and Applications Symposium.

[14]  Chao Lu,et al.  Stable Matching Scheduler for Single-ISA Heterogeneous Multi-core Processors , 2015, APPT.

[15]  Ragunathan Rajkumar,et al.  Energy-efficient allocation of real-time applications onto Heterogeneous Processors , 2014, 2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications.

[16]  Norman P. Jouppi,et al.  Single-ISA heterogeneous multi-core architectures for multithreaded workload performance , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..

[17]  Myungsun Kim,et al.  Utilization-aware load balancing for the energy efficient operation of the big.LITTLE processor , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).