Pseudo floating-gate design limitations in Nano-CMOS with low power supply

This paper shows simulation results from a recentlyproposed Pseudo Floating-Gate (PFG) technique for use insubthreshold. The design and simulations is performed in a 120nm process CMOS technology ...

[1]  M. Aberg,et al.  Improved neuron MOS-transistor structures for integrated neural network circuits , 2001 .

[2]  D. D. Wen,et al.  Design and operation of a floating gate amplifier , 1974 .

[3]  Snorre Aunet,et al.  Four-MOSFET Floating-Gate UV-Programmable Elements for Multifunction Binary Logic , 2001 .

[4]  Yngvar Berg,et al.  Pseudo Floating-Gate Inverter with Feedback Control , 2006, 2006 IFIP International Conference on Very Large Scale Integration.

[5]  Snorre Aunet,et al.  Small Fan-in Floating-Gate Circuits with Application to an Improved Adder Structure , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[6]  Bengt Oelmann,et al.  Influence of Refresh Circuits Connected to Low Power Digital Quasi-Floating Gate Designs , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.

[7]  J. Ramirez-Angulo,et al.  A new family of low-voltage circuits based on quasi-floating gate transistors , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[8]  Snorre Aunet,et al.  Novel recharge semi-floating-gate CMOS logic for multiple-valued systems , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[9]  Y. Berg,et al.  High impedance circuit biasing for micropower systems , 2004, IEEE International Workshop on Biomedical Circuits and Systems, 2004..

[10]  S. Aunet,et al.  Low-voltage pseudo floating-gate reconfigurable linear threshold elements , 2005, Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005..

[11]  T. Halvorsrod,et al.  Active floating gate circuits , 2004, IEEE International Workshop on Biomedical Circuits and Systems, 2004..

[12]  K. Aoyama.  A reconfigurable logic circuit based on threshold elements with a controlled floating gate , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[13]  M.A. Brooke,et al.  A floating-gate MOSFET with tunneling injector fabricated using a standard double-polysilicon CMOS process , 1991, IEEE Electron Device Letters.

[14]  A.J. Lopez-Martin,et al.  Very low-voltage analog signal processing based on quasi-floating gate transistors , 2004, IEEE Journal of Solid-State Circuits.

[15]  T.S. Lande,et al.  Low voltage pseudo floating-gate all-pass filter , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..

[16]  Tadahiro Ohmi,et al.  An intelligent MOS transistor featuring gate-level weighted sum and threshold operations , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[17]  Yngvar Berg,et al.  A low voltage second order biquad using pseudo floating-gate transistors , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[18]  Snorre Aunet,et al.  Performance of CMOS and Floating-Gate Full-Adders Circuits at Subthreshold Power Supply , 2007, PATMOS.

[19]  Inchang Seo,et al.  Comparison of quasi-/pseudo-floating gate techniques , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[20]  Yngvar Berg,et al.  Switched pseudo floating-gate reconfigurable linear threshold elements , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[21]  Trond Ytterdal,et al.  A method for simulation of floating-gate UV-programmable circuits with application to three new 2-MOSFET digital circuits , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[22]  Tor Sverre Lande,et al.  FLOGIC-Floating-gate logic for low-power operation , 1996, Proceedings of Third International Conference on Electronics, Circuits, and Systems.

[23]  C. Diorio,et al.  A simulation model for floating-gate MOS synapse transistors , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[24]  Tor Sverre Lande,et al.  Overview of floating-gate devices, circuits, and systems , 2001 .