A 1.5 V-supply 200 MHz pipelined multiplier using multiple-valued current-mode MOS differential logic circuits
暂无分享,去创建一个
This paper presents the design of a multiple-valued current-mode (MVCM) logic circuit with a low supply voltage for high-speed arithmetic systems at low power dissipation. A multiple-valued differential logic circuit (DLC) is used as a basic component to make a signal-voltage swing small yet driving capability large. The use of DLC enables high-speed operations with reduced device and interconnection counts at low power dissipation.
[1] Shoji Kawahito,et al. A multiplier chip with multiple-valued bidirectional current-mode logic circuits , 1988, Computer.
[2] Michitaka Kameyama,et al. Beyond-binary circuits for signal processing , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.