A 90nm PVT Tolerant Current Mode Frequency Divider with Wide Locking Range

The analysis and design of a speed efficient current mode logic (CML) based new frequency divider made of cross-coupled PMOS latch based D-flipflop is discussed in this article. The realization of the proposed configuration on Cadence Virtuoso platform for 90nm CMOS process shows a wide frequency locking range as compared to the conventional current mode design counterpart and other prior arts. This work doesn’t only improve the frequency range of operation, but also improvises the performance for low power applications as it consumes an average power of 2.308mW at a supply voltage of 1.2V when switches with a 10GHz clock. Also, a frequency change of 8.69GHz per mWatt power burn is noted during the estimation of figure-of-merit (FOM).

[2]  Wei Li,et al.  A harmonic-suppressed regenerative divide-by-5 frequency divider for UWB applications , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[3]  H.C. Luong,et al.  A 1-V 2.5-mW 5.2-GHz frequency divider in a 0.35-/spl mu/m CMOS process , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[4]  M. Anis,et al.  "Impact of Technology Scaling on CMOS Logic Styles", IEEE Transactions On Circuits and Systems-II , 2002 .

[5]  Chin-Long Wey,et al.  A 5.5-GHz 1-mW Full-Modulus-Range Programmable Frequency Divider in 90-nm CMOS Process , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Yeong-Her Wang,et al.  A Divide-by-Four Transformer-Coupled Regenerative Frequency Divider With Quadrature Outputs , 2014, IEEE Microwave and Wireless Components Letters.

[7]  Howard C. Luong,et al.  A Double-Balanced Quadrature-Input Quadrature-Output Regenerative Frequency Divider for UWB Synthesizer Applications , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Jeng-Han Tsai,et al.  Design and Analysis of a 77.3% Locking-Range Divide-by-4 Frequency Divider , 2011, IEEE Transactions on Microwave Theory and Techniques.

[9]  Massimo Alioto,et al.  Model and Design of Bipolar and MOS Current-Mode Logic: CML, ECL and SCL Digital Circuits , 1991 .

[10]  Shyh-Jong Chung,et al.  Quadrature current-reused divide-by-3 semi-dynamic frequency divider with active balun , 2012 .

[11]  R. B. Nubling,et al.  25 GHz HBT frequency dividers , 1989, 11th Annual Gallium Arsenide Integrated Circuit (GaAs IC) Symposium.

[12]  Yeong-Her Wang,et al.  A Current-Mode-Logic-Based Frequency Divider with Ultra-Wideband and Octet Phases , 2018 .

[13]  K.A. Jenkins,et al.  A 26.5 GHz silicon MOSFET 2:1 dynamic frequency divider , 2000, IEEE Microwave and Guided Wave Letters.

[14]  Massimo Alioto,et al.  Design of High-Speed Power-Efficient MOS Current-Mode Logic Frequency Dividers , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  T.A. Kwasniewski,et al.  A 40-GHz Frequency Divider in 90-nm CMOS Technology , 2006, 2006 IEEE North-East Workshop on Circuits and Systems.

[16]  Krzysztof Iniewski.  CMOS Nanoelectronics: Analog and RF VLSI Circuits , 2011 .

[17]  Hong-Yeh Chang,et al.  A $V$ -band 90-nm CMOS Divide-by-10 Injection-Locked Frequency Divider Using Current-Reused Topology , 2018, IEEE Microwave and Wireless Components Letters.

[18]  Ming-Wei Li,et al.  Low-Voltage, Wide-Locking-Range, Millimeter-Wave Divide-by-5 Injection-Locked Frequency Dividers , 2012, IEEE Transactions on Microwave Theory and Techniques.