Routability of twisted common-centroid capacitor array under signal coupling constraints

We address layout generation of on-chip matched capacitors with the high relative accuracy. Our twisted common-centroid pattern of unit capacitors consider the post-placement routability as well as reduce a systematic mismatch induced by process gradient. We apply this algorithm to the layout design of an SAR-ADC circuit. Compared with the common spiral capacitor array, our generation method (1) produces a similar low capacitance ration mismatch, and moreover (2) a 100% routability can be achieved.

[1]  Mark Po-Hung Lin,et al.  Common-Centroid Capacitor Layout Generation Considering Device Matching and Parasitic Minimization , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[3]  Tan Yan,et al.  Formulating the empirical strategies in module generation of analog MOS layout , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[4]  Zhe Zhang,et al.  Placement for Binary-Weighted Capacitive Array in SAR ADC Using Multiple Weighting Methods , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Jai-Ming Lin,et al.  Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[6]  Yu-Ming Yang,et al.  Analog placement and global routing considering wiring symmetry , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[7]  Mohamed Dessouky,et al.  Automatic generation of common-centroid capacitor arrays with arbitrary capacitor ratio , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.