A Low-Noise Low-Power Noise-Adaptive Neural Amplifier in 0.13um CMOS Technology

Chronic recording of neural signals is indispensable in designing efficient brain machine interfaces and in elucidating human neurophysiology. The advent of multichannel microelectrode arrays has driven the need for electronics to record neural signals from many neurons. The dynamic range of the system is limited by background system noise which varies over time. We propose a neural amplifier in UMC 130 nm, 2P8M CMOS technology. It can be biased adaptively from 200 nA to 2 uA, modulating input referred noise from 9.92 uV to 3.9 uV. We also describe a low noise design technique which minimizes the noise contribution of the load circuitry. The amplifier can pass signal from 5 Hz to 7 kHz while rejecting input DC offsets at electrode-electrolyte interface. The bandwidth of the amplifier can be tuned by the pseudo-resistor for selectively recording low field potentials (LFP) or extra cellular action potentials (EAP). The amplifier achieves a mid-band voltage gain of 37 dB and minimizes the attenuation of the signal from neuron to the gate of the input transistor. It is used in fully differential configuration to reject noise of bias circuitry and to achieve high PSRR.

[1]  Reid R. Harrison,et al.  Micropower circuits for bidirectional wireless telemetry in neural recording applications , 2005, IEEE Transactions on Biomedical Engineering.

[2]  E. Klumperink,et al.  Reducing MOSFET 1/f noise and power consumption by switched biasing , 1999, IEEE Journal of Solid-State Circuits.

[3]  Yusuf Leblebici,et al.  An electrical model of the cell-electrode interface for high-density microelectrode arrays , 2008, 2008 30th Annual International Conference of the IEEE Engineering in Medicine and Biology Society.

[4]  Y. Nemirovsky,et al.  1/f noise in CMOS transistors for analog applications , 2001 .

[5]  W. Liu,et al.  A 128-Channel 6 mW Wireless Neural Recording IC With Spike Feature Extraction and UWB Transmitter , 2009, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[6]  R. R. Harrison,et al.  A low-power low-noise CMOS amplifier for neural recording applications , 2003, IEEE J. Solid State Circuits.

[7]  Miguel A. L. Nicolelis,et al.  Actions from thoughts , 2001, Nature.

[8]  Ying Yao,et al.  Chronic Neural Recording with a 64-Channel Cortical Microsystem , 2007, 2007 3rd International IEEE/EMBS Conference on Neural Engineering.

[9]  Patrick D. Wolf,et al.  Evaluation of spike-detection algorithms fora brain-machine interface application , 2004, IEEE Transactions on Biomedical Engineering.

[10]  Moo Sung Chae,et al.  Design Optimization for Integrated Neural Recording Systems , 2008, IEEE Journal of Solid-State Circuits.

[11]  Timothy Denison,et al.  Integrated circuit amplifiers for multi-electrode intracortical recording , 2009, Journal of neural engineering.

[12]  Pedram Mohseni,et al.  A fully integrated neural recording amplifier with DC input stabilization , 2004, IEEE Transactions on Biomedical Engineering.

[13]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[14]  K. Yeo,et al.  Effect of technology scaling on the 1/f noise of deep submicron PMOS transistors , 2004 .

[15]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[16]  T. Seese,et al.  Characterization of tissue morphology, angiogenesis, and temperature in the adaptive response of muscle tissue to chronic heating. , 1998, Laboratory investigation; a journal of technical methods and pathology.

[17]  Khalil Najafi,et al.  A Fully Integrated Neural Recording Amplifier With , 2004 .

[18]  Gabor C. Temes,et al.  Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.

[19]  Reid R. Harrison,et al.  A low-power integrated circuit for adaptive detection of action potentials in noisy signals , 2003, Proceedings of the 25th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (IEEE Cat. No.03CH37439).

[20]  Rahul Sarpeshkar,et al.  An Energy-Efficient Micropower Neural Recording Amplifier , 2007, IEEE Transactions on Biomedical Circuits and Systems.

[21]  Andreas Hierlemann,et al.  An 11k-Electrode 126-Channel High-Density Microelectrode Array to Interact with Electrogenic Cells , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[22]  J. Fellrath,et al.  CMOS analog integrated circuits based on weak inversion operations , 1977 .

[23]  K. Wise,et al.  An implantable CMOS circuit interface for multiplexed microelectrode recording arrays , 1992 .