Clocked CMOS adiabatic logic with integrated single-phase power-clock supply

The design and experimental evaluation of a clocked adiabatic logic (GAL) is described in this paper. CAL is a dual-rail logic that operates from a single-phase AC power-clock supply. This new low-energy logic makes it possible to integrate all power control circuitry on the chip, resulting in better system efficiency, lower cost, and simpler power distribution. CAL can also be operated from a DC power supply in a nonenergy-recovery mode compatible with standard CMOS logic. In the adiabatic mode, the power-clock supply waveform is generated using an on-chip switching transistor and a small external inductor between the chip and a low-voltage DC supply. Circuit operation and performance are evaluated using a chain of inverters realized in a 1.2 /spl mu/m CMOS technology. Experimental results show that energy savings are achieved at clock frequencies up to about 40 MHz as compared to the nonadiabatic mode. Since CAL can operate both in adiabatic and nonadiabatic modes, power management strategies may be based upon switching between modes when necessary.

[1]  A. Kramer,et al.  Adiabatic Computing with the 2n-2n2d Logic Family , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[2]  Martin F. Schlecht,et al.  Recovered energy logic-A highly efficient alternative to today's logic circuits , 1993, Proceedings of IEEE Power Electronics Specialist Conference - PESC '93.

[3]  S. Younis,et al.  Practical implementation of charge recovering asymptotically zero power CMOS , 1993 .

[4]  John Stewart Denker,et al.  Adiabatic dynamic logic , 1995 .

[5]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[6]  J. S. Denker,et al.  A review of adiabatic computing , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[7]  J. G. Koller,et al.  Adiabatic Switching, Low Energy Computing, And The Physics Of Storing And Erasing Information , 1992, Workshop on Physics and Computation.

[8]  Vojin G. Oklobdzija,et al.  Clocked CMOS Adiabatic Logic with Single AC Power Supply , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[9]  Vojin G. Oklobdzija,et al.  Integrated power clock generators for low energy logic , 1995, Proceedings of PESC '95 - Power Electronics Specialist Conference.

[10]  Lars Svensson,et al.  A low-power microprocessor based on resonant energy , 1997, IEEE J. Solid State Circuits.

[11]  Nestoras Tzartzanis,et al.  Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Thad Gabara.  PULSED LOW POWER CMOS , 1994 .

[13]  Marios C. Papaefthymiou,et al.  Design and Evaluation of Adiabatic Arithmetic Units , 1997 .

[14]  Suhwan Kim,et al.  Single-phase source-coupled adiabatic logic , 1999, ISLPED '99.

[15]  Vojin G. Oklobdzija,et al.  Clocked CMOS adiabatic logic with integrated single-phase power-clock supply: experimental results , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[16]  Suhwan Kim,et al.  True single-phase energy-recovering logic for low-power, high-speed VLSI , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).