论文信息 - 40 Gbit/s fully monolithic clock recovery IC using InAlAs/InGaAs/InP HEMTs

40 Gbit/s fully monolithic clock recovery IC using InAlAs/InGaAs/InP HEMTs

The authors describe a 40 Gbit/s fully monolithic clock recovery integrated circuit (IC) fabricated using 0.1 /spl mu/m InAlAs/InGaAs/InP HEMTs. The IC utilises injection locking, and consists of a half bit delay, an exclusive OR gate and a T-type flip-flop. The IC extracts a half-rate clock signal from a 39.81312 Gbit/s 2/sup 31/-1 pseudo-random bit sequence signal without any other external components.

Y. Yamane | Murata Koichi

[1] Eiichi Sano,et al. A novel high-speed latching operation flip-flop (HLO-FF) circuit and its application to a 19-Gb/s decision circuit using a 0.2-/spl mu/m GaAs MESFET , 1995 .

[2] Hiroshi Ito,et al. 0.1-/spl mu/m InAlAs/InGaAs HEMTs with an InP-recess-etch stopper grown by MOCVD , 1995, Seventh International Conference on Indium Phosphide and Related Materials.

[3] Michael Schlechtweg,et al. 40 Gbit/s/GHz clock recovery and frequency multiplying AlGaAs/GaAs-HEMT-IC using injection-synchronised narrowband ring-VCOs and auxiliary PLLs , 1999 .

[4] A. Thiede,et al. 40 and 20 Gbit/s monolithic integrated clock recovery using a fully-balanced narrowband regenerative frequency divider with 0.2 /spl mu/m AlGaAs/GaAs HEMTs , 1996 .

[5] Y. Imai,et al. 80 Gbit/s multiplexer IC using InAlAs/InGaAs/InP HEMTs , 1997 .

[6] T. Otsuji,et al. A novel clock recovery circuit for fully monolithic integration , 1999, 1999 IEEE MTT-S International Microwave Symposium Digest (Cat. No.99CH36282).