Genetic algorithm-based multiple voltages assignment considering the power network complexity and level shifters

Power consumption has become one of crucial challenges for modern SoC design. Multiple Supply Voltages (MSV) technique is an effective way to reduce the SoC power consumption. In this paper, we apply the MSV design method to reduce power consumption during post-floorplanning. First, an improved method to model the power supply network complexity is proposed, then a cost function including power consumption, power network complexity and the number of level shifters is proposed and genetic algorithm is exploited to assign the most appropriate supply voltage to each module. Experimental results show that our proposed algorithm can effectively reduce the chip total power consumption while the overhead of MSV design is controlled at a lower level.

[1]  Yici Cai,et al.  Power driven placement with layout aware supply voltage assignment for voltage island generation in dual-Vdd designs , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[2]  Takashi Ishikawa,et al.  Automated low-power technique exploiting multiple supply voltages applied to a media processor , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[3]  Yao-Wen Chang,et al.  Voltage island aware floorplanning for power and timing optimization , 2006, ICCAD.

[4]  I-Min Liu,et al.  Post-placement voltage island generation under performance requirement , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[5]  Massoud Pedram,et al.  Energy Minimization Using Multiple Supply Voltages , 1997, ISLPED '96.

[6]  Wai-Kei Mak,et al.  Voltage Island Generation under Performance Requirement for SoC Designs , 2007, 2007 Asia and South Pacific Design Automation Conference.

[7]  Yao-Wen Chang,et al.  Voltage-Island Partitioning and Floorplanning Under Timing Constraints , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Yao-Wen Chang,et al.  An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning , 2007, ICCAD 2007.

[9]  John M. Cohn,et al.  Managing power and performance for System-on-Chip designs using Voltage Islands , 2002, ICCAD 2002.

[10]  Evangeline F. Y. Young,et al.  Multi-voltage floorplan design with optimal voltage assignment , 2009, ISPD '09.